{"id":"https://openalex.org/W2144376171","doi":"https://doi.org/10.1109/tvlsi.2010.2043964","title":"A Dedicated Monitoring Infrastructure for Multicore Processors","display_name":"A Dedicated Monitoring Infrastructure for Multicore Processors","publication_year":2010,"publication_date":"2010-03-30","ids":{"openalex":"https://openalex.org/W2144376171","doi":"https://doi.org/10.1109/tvlsi.2010.2043964","mag":"2144376171"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2010.2043964","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2010.2043964","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101724266","display_name":"Jia Zhao","orcid":"https://orcid.org/0000-0001-9236-6365"},"institutions":[{"id":"https://openalex.org/I24603500","display_name":"University of Massachusetts Amherst","ror":"https://ror.org/0072zz521","country_code":"US","type":"education","lineage":["https://openalex.org/I24603500"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Jia Zhao","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Massachusetts, Amherst, MA, USA","Dept. of Electr. & Comput. Eng., Univ. of Massachusetts, Amherst, MA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Massachusetts, Amherst, MA, USA","institution_ids":["https://openalex.org/I24603500"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Univ. of Massachusetts, Amherst, MA, USA","institution_ids":["https://openalex.org/I24603500"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083870054","display_name":"Sailaja Madduri","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sailaja Madduri","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA","Intel Corporation, , Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation, , Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016028914","display_name":"Ramakrishna Vadlamani","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087596","display_name":"Qualcomm (United States)","ror":"https://ror.org/002zrf773","country_code":"US","type":"company","lineage":["https://openalex.org/I4210087596"]},{"id":"https://openalex.org/I19268510","display_name":"Qualcomm (United Kingdom)","ror":"https://ror.org/04d3djg48","country_code":"GB","type":"company","lineage":["https://openalex.org/I19268510","https://openalex.org/I4210087596"]}],"countries":["GB","US"],"is_corresponding":false,"raw_author_name":"Ramakrishna Vadlamani","raw_affiliation_strings":["Qualcomm, Inc., Boxborough, MA, USA","[Qualcomm, Inc., Boxborough, MA, USA]"],"affiliations":[{"raw_affiliation_string":"Qualcomm, Inc., Boxborough, MA, USA","institution_ids":["https://openalex.org/I4210087596"]},{"raw_affiliation_string":"[Qualcomm, Inc., Boxborough, MA, USA]","institution_ids":["https://openalex.org/I19268510"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033415719","display_name":"Wayne Burleson","orcid":"https://orcid.org/0000-0002-7068-4351"},"institutions":[{"id":"https://openalex.org/I24603500","display_name":"University of Massachusetts Amherst","ror":"https://ror.org/0072zz521","country_code":"US","type":"education","lineage":["https://openalex.org/I24603500"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wayne Burleson","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Massachusetts, Amherst, MA, USA","Dept. of Electr. & Comput. Eng., Univ. of Massachusetts, Amherst, MA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Massachusetts, Amherst, MA, USA","institution_ids":["https://openalex.org/I24603500"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Univ. of Massachusetts, Amherst, MA, USA","institution_ids":["https://openalex.org/I24603500"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5012168703","display_name":"Russell Tessier","orcid":"https://orcid.org/0000-0003-0591-7566"},"institutions":[{"id":"https://openalex.org/I24603500","display_name":"University of Massachusetts Amherst","ror":"https://ror.org/0072zz521","country_code":"US","type":"education","lineage":["https://openalex.org/I24603500"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Russell Tessier","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Massachusetts, Amherst, MA, USA","Dept. of Electr. & Comput. Eng., Univ. of Massachusetts, Amherst, MA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Massachusetts, Amherst, MA, USA","institution_ids":["https://openalex.org/I24603500"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Univ. of Massachusetts, Amherst, MA, USA","institution_ids":["https://openalex.org/I24603500"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5101724266"],"corresponding_institution_ids":["https://openalex.org/I24603500"],"apc_list":null,"apc_paid":null,"fwci":3.2051,"has_fulltext":false,"cited_by_count":23,"citation_normalized_percentile":{"value":0.92481213,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"19","issue":"6","first_page":"1011","last_page":"1022"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.7476098537445068},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7093355655670166},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6435751914978027},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5814221501350403},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5673860907554626},{"id":"https://openalex.org/keywords/frequency-scaling","display_name":"Frequency scaling","score":0.5482563972473145},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.49358832836151123},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.47420886158943176},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4476470351219177},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.34882688522338867},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.310602068901062},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.2049785554409027},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1986684799194336},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.11424916982650757},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10501602292060852},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09641367197036743},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.08554118871688843}],"concepts":[{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.7476098537445068},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7093355655670166},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6435751914978027},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5814221501350403},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5673860907554626},{"id":"https://openalex.org/C157742956","wikidata":"https://www.wikidata.org/wiki/Q3237776","display_name":"Frequency scaling","level":3,"score":0.5482563972473145},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.49358832836151123},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.47420886158943176},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4476470351219177},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.34882688522338867},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.310602068901062},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.2049785554409027},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1986684799194336},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.11424916982650757},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10501602292060852},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09641367197036743},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.08554118871688843}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2010.2043964","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2010.2043964","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.330.1267","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.330.1267","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ecs.umass.edu/ece/tessier/tvlsi-mnoc10.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6600000262260437,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":43,"referenced_works":["https://openalex.org/W25576307","https://openalex.org/W1513716704","https://openalex.org/W1973468635","https://openalex.org/W1997145140","https://openalex.org/W2011803887","https://openalex.org/W2017503457","https://openalex.org/W2029880924","https://openalex.org/W2079706534","https://openalex.org/W2089155985","https://openalex.org/W2094477153","https://openalex.org/W2095314640","https://openalex.org/W2101815940","https://openalex.org/W2102212371","https://openalex.org/W2105860728","https://openalex.org/W2107534566","https://openalex.org/W2116175063","https://openalex.org/W2116295078","https://openalex.org/W2123783696","https://openalex.org/W2126495708","https://openalex.org/W2127664190","https://openalex.org/W2132328584","https://openalex.org/W2133883917","https://openalex.org/W2139019659","https://openalex.org/W2142954275","https://openalex.org/W2148371977","https://openalex.org/W2148952606","https://openalex.org/W2152099665","https://openalex.org/W2152165066","https://openalex.org/W2154597023","https://openalex.org/W2159269870","https://openalex.org/W2169213530","https://openalex.org/W2169370580","https://openalex.org/W2178304631","https://openalex.org/W3140062895","https://openalex.org/W3148719811","https://openalex.org/W3150325678","https://openalex.org/W4229696195","https://openalex.org/W6601075027","https://openalex.org/W6670518604","https://openalex.org/W6677377052","https://openalex.org/W6678772989","https://openalex.org/W6679421688","https://openalex.org/W6682183459"],"related_works":["https://openalex.org/W1967088250","https://openalex.org/W2154351074","https://openalex.org/W2151223307","https://openalex.org/W2018755015","https://openalex.org/W2023400509","https://openalex.org/W2332054630","https://openalex.org/W2590100594","https://openalex.org/W2154169726","https://openalex.org/W2898122376","https://openalex.org/W1987176048"],"abstract_inverted_index":{"On-chip":[0],"monitoring":[1,41,123],"of":[2,38,81,128],"environmental":[3],"information,":[4],"such":[5],"as":[6],"temperature,":[7],"voltage,":[8],"and":[9,28,70,83,87,131],"error":[10],"data,":[11,101],"is":[12,33,43,60],"becoming":[13],"increasingly":[14],"important.":[15],"To":[16],"address":[17],"this":[18],"need,":[19],"a":[20,44,63],"low-overhead":[21,77],"architectural":[22,69],"approach":[23,124],"to":[24,49,92,98],"monitor":[25,51,58,100,109],"data":[26,52,110,115],"collection":[27],"use":[29],"in":[30],"multicore":[31,129],"systems":[32],"described.":[34],"A":[35],"key":[36],"aspect":[37],"our":[39,121],"standalone":[40],"subsystem":[42,78,104],"low-complexity,":[45],"on-chip":[46,95],"network":[47],"designed":[48],"transport":[50],"with":[53],"multiple":[54],"priority":[55],"levels.":[56],"Collected":[57],"information":[59],"evaluated":[61],"by":[62],"dedicated":[64,122],"processor.":[65],"Experimental":[66],"results":[67,118],"using":[68,93],"interconnect":[71,96],"simulators":[72],"show":[73,119],"that":[74,120],"the":[75,102],"new":[76,103],"facilitates":[79],"employment":[80],"thermal":[82],"delay-aware":[84],"dynamic":[85],"voltage":[86],"frequency":[88],"scaling.":[89],"In":[90],"contrast":[91],"existing":[94],"resources":[97,133],"communicate":[99],"provides":[105],"necessary":[106],"bandwidth":[107],"for":[108,134],"traffic":[111],"without":[112],"impacting":[113],"application":[114],"traffic.":[116],"Synthesis":[117],"consumes":[125],"about":[126],"0.2%":[127],"area":[130],"power":[132],"an":[135],"8-core":[136],"system":[137],"based":[138],"on":[139],"AMD":[140],"Athlon":[141],"64":[142],"processor":[143],"cores.":[144]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}