{"id":"https://openalex.org/W2132055471","doi":"https://doi.org/10.1109/tvlsi.2010.2043963","title":"On Reducing Hidden Redundant Memory Accesses for DSP Applications","display_name":"On Reducing Hidden Redundant Memory Accesses for DSP Applications","publication_year":2010,"publication_date":"2010-04-20","ids":{"openalex":"https://openalex.org/W2132055471","doi":"https://doi.org/10.1109/tvlsi.2010.2043963","mag":"2132055471"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2010.2043963","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2010.2043963","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100377202","display_name":"Meng Wang","orcid":"https://orcid.org/0000-0002-8952-0840"},"institutions":[{"id":"https://openalex.org/I14243506","display_name":"Hong Kong Polytechnic University","ror":"https://ror.org/0030zas98","country_code":"HK","type":"education","lineage":["https://openalex.org/I14243506"]}],"countries":["HK"],"is_corresponding":true,"raw_author_name":"Meng Wang","raw_affiliation_strings":["Department of Computing, Hong Kong Polytechnic University, Hong Kong, China","Dept. of Comput., Hong Kong Polytech. Univ., Kowloon, China"],"affiliations":[{"raw_affiliation_string":"Department of Computing, Hong Kong Polytechnic University, Hong Kong, China","institution_ids":["https://openalex.org/I14243506"]},{"raw_affiliation_string":"Dept. of Comput., Hong Kong Polytech. Univ., Kowloon, China","institution_ids":["https://openalex.org/I14243506"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101639532","display_name":"Zili Shao","orcid":"https://orcid.org/0000-0002-2173-2847"},"institutions":[{"id":"https://openalex.org/I31746571","display_name":"UNSW Sydney","ror":"https://ror.org/03r8z3t63","country_code":"AU","type":"education","lineage":["https://openalex.org/I31746571"]},{"id":"https://openalex.org/I14243506","display_name":"Hong Kong Polytechnic University","ror":"https://ror.org/0030zas98","country_code":"HK","type":"education","lineage":["https://openalex.org/I14243506"]}],"countries":["AU","HK"],"is_corresponding":false,"raw_author_name":"Zili Shao","raw_affiliation_strings":["Department of Computing, Hong Kong Polytechnic University, Hong Kong, China","Sch. of Comput. Sci. & Eng., Uni versity of New South Wales, Sydney, NSW, Australia"],"affiliations":[{"raw_affiliation_string":"Department of Computing, Hong Kong Polytechnic University, Hong Kong, China","institution_ids":["https://openalex.org/I14243506"]},{"raw_affiliation_string":"Sch. of Comput. Sci. & Eng., Uni versity of New South Wales, Sydney, NSW, Australia","institution_ids":["https://openalex.org/I31746571"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5024664385","display_name":"Jingling Xue","orcid":"https://orcid.org/0000-0003-0380-3506"},"institutions":[{"id":"https://openalex.org/I31746571","display_name":"UNSW Sydney","ror":"https://ror.org/03r8z3t63","country_code":"AU","type":"education","lineage":["https://openalex.org/I31746571"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Jingling Xue","raw_affiliation_strings":["School of Computer Science and Engineering, University of New South Wales, Sydney, NSW, Australia","Sch. of Comput. Sci. & Eng., Uni versity of New South Wales, Sydney, NSW, Australia"],"affiliations":[{"raw_affiliation_string":"School of Computer Science and Engineering, University of New South Wales, Sydney, NSW, Australia","institution_ids":["https://openalex.org/I31746571"]},{"raw_affiliation_string":"Sch. of Comput. Sci. & Eng., Uni versity of New South Wales, Sydney, NSW, Australia","institution_ids":["https://openalex.org/I31746571"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5100377202"],"corresponding_institution_ids":["https://openalex.org/I14243506"],"apc_list":null,"apc_paid":null,"fwci":0.2497,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.59082586,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"19","issue":"6","first_page":"997","last_page":"1010"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8657004833221436},{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.660318911075592},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.5656033754348755},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5481259822845459},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.5393611788749695},{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.5125296115875244},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.5080766677856445},{"id":"https://openalex.org/keywords/optimizing-compiler","display_name":"Optimizing compiler","score":0.4859722852706909},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.43293556571006775},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.42413267493247986},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.41962867975234985},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3691605031490326},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.32518982887268066},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.23839345574378967},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1915951669216156}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8657004833221436},{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.660318911075592},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.5656033754348755},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5481259822845459},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.5393611788749695},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.5125296115875244},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.5080766677856445},{"id":"https://openalex.org/C190902152","wikidata":"https://www.wikidata.org/wiki/Q1325106","display_name":"Optimizing compiler","level":3,"score":0.4859722852706909},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.43293556571006775},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.42413267493247986},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.41962867975234985},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3691605031490326},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32518982887268066},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.23839345574378967},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1915951669216156},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C18903297","wikidata":"https://www.wikidata.org/wiki/Q7150","display_name":"Ecology","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2010.2043963","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2010.2043963","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:ira.lib.polyu.edu.hk:10397/27207","is_oa":false,"landing_page_url":"http://hdl.handle.net/10397/27207","pdf_url":null,"source":{"id":"https://openalex.org/S4306400205","display_name":"PolyU Institutional Research Archive (Hong Kong Polytechnic University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I14243506","host_organization_name":"Hong Kong Polytechnic University","host_organization_lineage":["https://openalex.org/I14243506"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Journal/Magazine Article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/10","score":0.6600000262260437,"display_name":"Reduced inequalities"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":58,"referenced_works":["https://openalex.org/W1491178396","https://openalex.org/W1603419920","https://openalex.org/W1606120427","https://openalex.org/W1686420892","https://openalex.org/W1983296614","https://openalex.org/W1994115836","https://openalex.org/W1999362312","https://openalex.org/W2006369600","https://openalex.org/W2008056963","https://openalex.org/W2016271465","https://openalex.org/W2028765681","https://openalex.org/W2030905142","https://openalex.org/W2044860726","https://openalex.org/W2049890071","https://openalex.org/W2074719548","https://openalex.org/W2076750559","https://openalex.org/W2086831405","https://openalex.org/W2092763781","https://openalex.org/W2099139847","https://openalex.org/W2099880310","https://openalex.org/W2101300176","https://openalex.org/W2101978616","https://openalex.org/W2102022837","https://openalex.org/W2102582914","https://openalex.org/W2103000863","https://openalex.org/W2106417701","https://openalex.org/W2106716060","https://openalex.org/W2111069957","https://openalex.org/W2112033081","https://openalex.org/W2115673559","https://openalex.org/W2123412205","https://openalex.org/W2129326079","https://openalex.org/W2131135493","https://openalex.org/W2132780366","https://openalex.org/W2133147695","https://openalex.org/W2134093679","https://openalex.org/W2134585988","https://openalex.org/W2136520452","https://openalex.org/W2152404881","https://openalex.org/W2164504807","https://openalex.org/W2242293693","https://openalex.org/W3023030914","https://openalex.org/W4229606735","https://openalex.org/W4234643798","https://openalex.org/W4238904016","https://openalex.org/W4239992812","https://openalex.org/W4243020897","https://openalex.org/W4244294723","https://openalex.org/W4252149196","https://openalex.org/W4252715035","https://openalex.org/W4253269189","https://openalex.org/W4253373038","https://openalex.org/W4285719527","https://openalex.org/W6635912331","https://openalex.org/W6637151178","https://openalex.org/W6679504955","https://openalex.org/W6679700865","https://openalex.org/W6680228312"],"related_works":["https://openalex.org/W2002505081","https://openalex.org/W2083681681","https://openalex.org/W2577630842","https://openalex.org/W3146558274","https://openalex.org/W1172579163","https://openalex.org/W1488300410","https://openalex.org/W2138790427","https://openalex.org/W4246454774","https://openalex.org/W2162051035","https://openalex.org/W1597127505"],"abstract_inverted_index":{"Reducing":[0],"memory":[1,40,88,130],"accesses":[2],"is":[3,81],"particularly":[4],"important":[5],"for":[6],"digital":[7],"signal":[8],"processing":[9],"(DSP)":[10],"applications":[11],"since":[12],"they":[13],"are":[14],"widely":[15],"used":[16],"in":[17,95],"embedded":[18],"systems":[19],"and":[20,28,47,56,72,109],"need":[21],"to":[22,50,85],"be":[23],"executed":[24],"with":[25,91],"high":[26],"performance":[27],"low":[29],"power":[30],"consumption.":[31],"In":[32],"this":[33,80],"paper,":[34],"we":[35],"propose":[36],"a":[37,103],"machine-independent":[38],"loop":[39],"access":[41,89],"optimization":[42],"technique,":[43],"redundant":[44,53],"load":[45,54],"exploration":[46],"migration":[48],"(REALM),":[49],"explore":[51],"hidden":[52],"operations":[55],"migrate":[57],"them":[58],"outside":[59],"loops":[60],"based":[61],"on":[62,111],"loop-carried":[63,92],"data":[64,93],"dependence":[65],"analysis.":[66],"We":[67,99],"implement":[68,86],"REALM":[69],"into":[70],"IMPACT":[71],"Trimaran.":[73,117],"To":[74],"the":[75,82,87,112,127],"best":[76],"of":[77,105,116,129],"our":[78,123],"knowledge,":[79],"first":[83],"work":[84],"reduction":[90],"reuse":[94],"real":[96],"world":[97],"compilers.":[98],"conduct":[100],"experiments":[101],"using":[102],"set":[104],"benchmarks":[106],"from":[107],"DSPstone":[108],"MiBench":[110],"cycle-accurate":[113],"VLIW":[114],"simulator":[115],"The":[118],"experimental":[119],"results":[120],"show":[121],"that":[122],"technique":[124],"significantly":[125],"reduces":[126],"number":[128],"accesses.":[131]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}