{"id":"https://openalex.org/W2156828141","doi":"https://doi.org/10.1109/tvlsi.2009.2039501","title":"Modeling and Synthesis of Asynchronous Pipelines","display_name":"Modeling and Synthesis of Asynchronous Pipelines","publication_year":2010,"publication_date":"2010-03-30","ids":{"openalex":"https://openalex.org/W2156828141","doi":"https://doi.org/10.1109/tvlsi.2009.2039501","mag":"2156828141"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2009.2039501","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2009.2039501","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103498825","display_name":"Chong-Fatt Law","orcid":null},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Chong-Fatt Law","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000314679","display_name":"Bah\u2010Hwee Gwee","orcid":"https://orcid.org/0000-0002-3222-2885"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Bah-Hwee Gwee","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5023352317","display_name":"Joseph S. Chang","orcid":"https://orcid.org/0000-0003-0991-8339"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Joseph S. Chang","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore, Singapore","institution_ids":["https://openalex.org/I172675005"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I172675005"],"apc_list":null,"apc_paid":null,"fwci":1.7385,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.86485087,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"19","issue":"4","first_page":"682","last_page":"695"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.7932520508766174},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7798585295677185},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.6813469529151917},{"id":"https://openalex.org/keywords/synchronizer","display_name":"Synchronizer","score":0.5923866033554077},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.554965615272522},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.5031065344810486},{"id":"https://openalex.org/keywords/pipeline-transport","display_name":"Pipeline transport","score":0.48587554693222046},{"id":"https://openalex.org/keywords/asynchronous-system","display_name":"Asynchronous system","score":0.48577645421028137},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.4320673644542694},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.42765089869499207},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4112313985824585},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3812904357910156},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.37639570236206055},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3736048638820648},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.2700192332267761},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.22184616327285767},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.18271642923355103},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.18256011605262756},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.18092137575149536},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1742877960205078},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.11914682388305664}],"concepts":[{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.7932520508766174},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7798585295677185},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.6813469529151917},{"id":"https://openalex.org/C66727535","wikidata":"https://www.wikidata.org/wiki/Q7662199","display_name":"Synchronizer","level":2,"score":0.5923866033554077},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.554965615272522},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.5031065344810486},{"id":"https://openalex.org/C175309249","wikidata":"https://www.wikidata.org/wiki/Q725864","display_name":"Pipeline transport","level":2,"score":0.48587554693222046},{"id":"https://openalex.org/C7923308","wikidata":"https://www.wikidata.org/wiki/Q4812211","display_name":"Asynchronous system","level":5,"score":0.48577645421028137},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.4320673644542694},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.42765089869499207},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4112313985824585},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3812904357910156},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.37639570236206055},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3736048638820648},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.2700192332267761},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.22184616327285767},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.18271642923355103},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.18256011605262756},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.18092137575149536},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1742877960205078},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.11914682388305664},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.0},{"id":"https://openalex.org/C87717796","wikidata":"https://www.wikidata.org/wiki/Q146326","display_name":"Environmental engineering","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2009.2039501","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2009.2039501","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":41,"referenced_works":["https://openalex.org/W176614477","https://openalex.org/W1554812212","https://openalex.org/W1584522586","https://openalex.org/W1754197117","https://openalex.org/W1765538419","https://openalex.org/W1984298705","https://openalex.org/W2022036396","https://openalex.org/W2026913223","https://openalex.org/W2035560780","https://openalex.org/W2085176118","https://openalex.org/W2096161470","https://openalex.org/W2096603134","https://openalex.org/W2100382727","https://openalex.org/W2110473882","https://openalex.org/W2125263803","https://openalex.org/W2125667788","https://openalex.org/W2127967800","https://openalex.org/W2129953391","https://openalex.org/W2135446888","https://openalex.org/W2137400352","https://openalex.org/W2137541450","https://openalex.org/W2140946944","https://openalex.org/W2145654204","https://openalex.org/W2153257335","https://openalex.org/W2156492002","https://openalex.org/W2159271376","https://openalex.org/W2160160584","https://openalex.org/W2160823654","https://openalex.org/W2164972521","https://openalex.org/W2168843308","https://openalex.org/W2589217375","https://openalex.org/W3144368627","https://openalex.org/W3150637590","https://openalex.org/W4231905827","https://openalex.org/W4242530255","https://openalex.org/W4246920838","https://openalex.org/W4247130854","https://openalex.org/W4285719527","https://openalex.org/W6607129892","https://openalex.org/W6633282629","https://openalex.org/W6683394555"],"related_works":["https://openalex.org/W60393894","https://openalex.org/W158833317","https://openalex.org/W2325117947","https://openalex.org/W1984298705","https://openalex.org/W4247130854","https://openalex.org/W628161287","https://openalex.org/W2109350679","https://openalex.org/W794031490","https://openalex.org/W2349909378","https://openalex.org/W2558345339"],"abstract_inverted_index":{"We":[0],"propose":[1],"a":[2,8,43,48,113,122],"set":[3],"of":[4,14,25,54,63],"modeling":[5],"rules":[6],"and":[7,22,47,71,92,95,104,121],"synthesis":[9,53,106],"method":[10],"for":[11,101],"the":[12,19,26,31,35,52,61,132],"design":[13,45,84,110,127],"asynchronous":[15,27,55,58,69],"pipelines.":[16],"To":[17],"keep":[18],"circuit":[20],"area":[21],"power":[23],"dissipation":[24],"control":[28,59],"network":[29],"small,":[30],"proposed":[32,77,133],"approach":[33,50,78,134],"avoids":[34],"conventional":[36,82],"syntax-directed":[37],"translation":[38],"approach.":[39],"Instead,":[40],"it":[41],"employs":[42],"data-driven":[44],"style":[46],"coarse-grain":[49],"to":[51,60],"control,":[56],"restricting":[57],"implementation":[62],"communication":[64],"channels":[65],"commonly":[66],"found":[67],"in":[68],"pipelines":[70],"operations":[72],"involving":[73],"these":[74],"channels.":[75],"The":[76],"integrates":[79],"well":[80],"into":[81],"synchronous":[83],"flows":[85],"because":[86],"they":[87],"are":[88],"based":[89],"on":[90],"Verilog":[91],"SystemVerilog":[93],"specifications,":[94],"generate":[96],"register-transfer":[97],"level":[98],"models":[99],"suitable":[100],"functional":[102],"simulation":[103],"logic":[105],"using":[107],"existing":[108],"computer-aided":[109],"tools.":[111],"Using":[112],"32-bit":[114],"microprocessor,":[115],"an":[116],"interpolated":[117],"finite-impulse-response":[118],"filter":[119],"bank,":[120],"Reed-Solomon":[123],"error":[124],"detector":[125],"as":[126],"examples,":[128],"we":[129],"show":[130],"that":[131],"is":[135],"competitive":[136],"with":[137],"other":[138],"comparable":[139],"reported":[140],"methods.":[141]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}