{"id":"https://openalex.org/W2125018715","doi":"https://doi.org/10.1109/tvlsi.2009.2039153","title":"A Multi-Granularity Power Modeling Methodology for Embedded Processors","display_name":"A Multi-Granularity Power Modeling Methodology for Embedded Processors","publication_year":2010,"publication_date":"2010-02-01","ids":{"openalex":"https://openalex.org/W2125018715","doi":"https://doi.org/10.1109/tvlsi.2009.2039153","mag":"2125018715"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2009.2039153","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2009.2039153","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103251316","display_name":"Young-Hwan Park","orcid":"https://orcid.org/0000-0003-1217-8685"},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Young-Hwan Park","raw_affiliation_strings":["Samsung Advanced Institute of Technology, Yongin si, Gyeonggi, South Korea","[Samsung Advanced Institute of Technology, Yongin, South Korea]"],"affiliations":[{"raw_affiliation_string":"Samsung Advanced Institute of Technology, Yongin si, Gyeonggi, South Korea","institution_ids":["https://openalex.org/I2250650973"]},{"raw_affiliation_string":"[Samsung Advanced Institute of Technology, Yongin, South Korea]","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018382547","display_name":"Sudeep Pasricha","orcid":"https://orcid.org/0000-0002-0846-0066"},"institutions":[{"id":"https://openalex.org/I92446798","display_name":"Colorado State University","ror":"https://ror.org/03k1gpj17","country_code":"US","type":"education","lineage":["https://openalex.org/I92446798"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sudeep Pasricha","raw_affiliation_strings":["Department of Electrical and Computer Engineering and Department of Computer Science, Colorado State University, Fort Collins, CO, USA","Dept. of Electr. and Comput. Eng., Colorado State Univ., Fort Collins, CO, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering and Department of Computer Science, Colorado State University, Fort Collins, CO, USA","institution_ids":["https://openalex.org/I92446798"]},{"raw_affiliation_string":"Dept. of Electr. and Comput. Eng., Colorado State Univ., Fort Collins, CO, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008034875","display_name":"Fadi Kurdahi","orcid":"https://orcid.org/0000-0002-6982-365X"},"institutions":[{"id":"https://openalex.org/I4210140791","display_name":"Irvine University","ror":"https://ror.org/04ysmca02","country_code":"US","type":"education","lineage":["https://openalex.org/I4210140791"]},{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Fadi J Kurdahi","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, University of California, Irvine, CA, USA","Dept. of Electr. Eng. & Comput. Sci., Univ. of California Irvine, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, University of California, Irvine, CA, USA","institution_ids":["https://openalex.org/I204250578"]},{"raw_affiliation_string":"Dept. of Electr. Eng. & Comput. Sci., Univ. of California Irvine, CA, USA","institution_ids":["https://openalex.org/I4210140791","https://openalex.org/I204250578"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007817952","display_name":"Nikil Dutt","orcid":"https://orcid.org/0000-0002-3060-8119"},"institutions":[{"id":"https://openalex.org/I4210140791","display_name":"Irvine University","ror":"https://ror.org/04ysmca02","country_code":"US","type":"education","lineage":["https://openalex.org/I4210140791"]},{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nikil Dutt","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, University of California, Irvine, CA, USA","Dept. of Electr. Eng. & Comput. Sci., Univ. of California Irvine, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, University of California, Irvine, CA, USA","institution_ids":["https://openalex.org/I204250578"]},{"raw_affiliation_string":"Dept. of Electr. Eng. & Comput. Sci., Univ. of California Irvine, CA, USA","institution_ids":["https://openalex.org/I4210140791","https://openalex.org/I204250578"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5103251316"],"corresponding_institution_ids":["https://openalex.org/I2250650973"],"apc_list":null,"apc_paid":null,"fwci":1.7688,"has_fulltext":false,"cited_by_count":35,"citation_normalized_percentile":{"value":0.86205934,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"19","issue":"4","first_page":"668","last_page":"681"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7801579833030701},{"id":"https://openalex.org/keywords/granularity","display_name":"Granularity","score":0.6989725828170776},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.679767906665802},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.6757112741470337},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.6210189461708069},{"id":"https://openalex.org/keywords/processor-design","display_name":"Processor design","score":0.5924073457717896},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5126540064811707},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.474031001329422},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4540499150753021},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4517502188682556},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4391981065273285},{"id":"https://openalex.org/keywords/range","display_name":"Range (aeronautics)","score":0.43219423294067383},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.4285731911659241},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.37343212962150574},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3471294045448303},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12482044100761414},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.10102084279060364}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7801579833030701},{"id":"https://openalex.org/C177774035","wikidata":"https://www.wikidata.org/wiki/Q1246948","display_name":"Granularity","level":2,"score":0.6989725828170776},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.679767906665802},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.6757112741470337},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.6210189461708069},{"id":"https://openalex.org/C526435321","wikidata":"https://www.wikidata.org/wiki/Q1303814","display_name":"Processor design","level":2,"score":0.5924073457717896},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5126540064811707},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.474031001329422},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4540499150753021},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4517502188682556},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4391981065273285},{"id":"https://openalex.org/C204323151","wikidata":"https://www.wikidata.org/wiki/Q905424","display_name":"Range (aeronautics)","level":2,"score":0.43219423294067383},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.4285731911659241},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.37343212962150574},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3471294045448303},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12482044100761414},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.10102084279060364},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C146978453","wikidata":"https://www.wikidata.org/wiki/Q3798668","display_name":"Aerospace engineering","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2009.2039153","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2009.2039153","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.705.4770","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.705.4770","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.engr.colostate.edu/%7Esudeep/pubs/publications/2011-Apr-TVLSI-ParkPasricha.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":35,"referenced_works":["https://openalex.org/W1576303512","https://openalex.org/W1603895355","https://openalex.org/W1941495942","https://openalex.org/W1984622938","https://openalex.org/W1990620171","https://openalex.org/W2020216714","https://openalex.org/W2021442934","https://openalex.org/W2022665723","https://openalex.org/W2028600299","https://openalex.org/W2032094184","https://openalex.org/W2099315024","https://openalex.org/W2102727118","https://openalex.org/W2117379562","https://openalex.org/W2119350858","https://openalex.org/W2125999955","https://openalex.org/W2129671278","https://openalex.org/W2133316390","https://openalex.org/W2137359677","https://openalex.org/W2138150578","https://openalex.org/W2140979409","https://openalex.org/W2144293278","https://openalex.org/W2150752883","https://openalex.org/W2157435683","https://openalex.org/W2158734177","https://openalex.org/W2160642395","https://openalex.org/W2169826970","https://openalex.org/W2488097972","https://openalex.org/W3140903683","https://openalex.org/W3149040107","https://openalex.org/W3150369615","https://openalex.org/W4236014545","https://openalex.org/W4242669587","https://openalex.org/W4242720768","https://openalex.org/W6655629649","https://openalex.org/W6792941224"],"related_works":["https://openalex.org/W1989457680","https://openalex.org/W2016926482","https://openalex.org/W2139112224","https://openalex.org/W2137359677","https://openalex.org/W2120424507","https://openalex.org/W2125018715","https://openalex.org/W1968980404","https://openalex.org/W2171594157","https://openalex.org/W37150954","https://openalex.org/W2125503095"],"abstract_inverted_index":{"With":[0],"power":[1,21,29,59,66,103,136],"becoming":[2,12],"a":[3,56,142],"major":[4],"constraint":[5],"for":[6,14,26,62],"multiprocessor":[7],"embedded":[8],"systems,":[9],"it":[10],"is":[11,24],"important":[13],"designers":[15],"to":[16,31,46,77,126,146],"characterize":[17],"and":[18,94,113],"model":[19],"processor":[20,28,58],"dissipation.":[22],"It":[23],"critical":[25],"these":[27],"models":[30,67,107,117,130,140],"be":[32,74,120],"useable":[33],"across":[34],"various":[35],"modeling":[36,60],"abstractions":[37],"in":[38,122],"an":[39,78],"electronic":[40],"system":[41],"level":[42,124],"(ESL)":[43],"design":[44,49,80],"flow,":[45],"guide":[47],"early":[48,133],"decisions.":[50],"In":[51],"this":[52],"paper,":[53],"we":[54],"propose":[55],"unified":[57],"methodology":[61,90],"the":[63,88,92,98],"creation":[64],"of":[65,100,135],"at":[68],"multiple":[69,102],"granularity":[70],"levels":[71],"that":[72,118,131],"can":[73,119],"quickly":[75],"mapped":[76],"ESL":[79],"flow.":[81],"Our":[82],"experimental":[83],"results":[84],"based":[85],"on":[86,91],"applying":[87],"proposed":[89],"OpenRISC":[93],"MIPS":[95],"processors":[96],"demonstrate":[97],"usefulness":[99],"having":[101],"models.":[104],"The":[105],"generated":[106],"range":[108],"from":[109],"very":[110],"high-level":[111],"two-state":[112],"architectural/instruction":[114],"set":[115],"simulator":[116],"used":[121],"transaction":[123],"models,":[125],"extremely":[127],"detailed":[128],"cycle-accurate":[129],"enable":[132],"exploration":[134],"optimization":[137],"techniques.":[138],"These":[139],"offer":[141],"designer":[143],"tremendous":[144],"flexibility":[145],"trade":[147],"off":[148],"estimation":[149],"accuracy":[150],"with":[151],"estimation/simulation":[152],"effort.":[153]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":8},{"year":2014,"cited_by_count":7},{"year":2013,"cited_by_count":5},{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}