{"id":"https://openalex.org/W2101812497","doi":"https://doi.org/10.1109/tvlsi.2009.2038922","title":"A Dual-Shader 3-D Graphics Processor With Fast 4-D Vector Inner Product Units and Power-Aware Texture Cache","display_name":"A Dual-Shader 3-D Graphics Processor With Fast 4-D Vector Inner Product Units and Power-Aware Texture Cache","publication_year":2010,"publication_date":"2010-02-17","ids":{"openalex":"https://openalex.org/W2101812497","doi":"https://doi.org/10.1109/tvlsi.2009.2038922","mag":"2101812497"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2009.2038922","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2009.2038922","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5017283529","display_name":"Jaesung Yoon","orcid":"https://orcid.org/0000-0001-6444-6480"},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jae-Sung Yoon","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, Korea Advanced Institute of Science and Technology, Daejeon, South Korea","[Dept. of Electr. Eng. & Comput. Sci., Korea Adv. Inst. of Sci. & Technol. (KAIST), Daejeon, South Korea]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, Korea Advanced Institute of Science and Technology, Daejeon, South Korea","institution_ids":["https://openalex.org/I157485424"]},{"raw_affiliation_string":"[Dept. of Electr. Eng. & Comput. Sci., Korea Adv. Inst. of Sci. & Technol. (KAIST), Daejeon, South Korea]","institution_ids":["https://openalex.org/I157485424"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049593355","display_name":"Chang-Hyo Yu","orcid":null},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Chang-Hyo Yu","raw_affiliation_strings":["Mobile Next Generation Technology Group of System LSI Division, Semiconductor Business, Samsung Electronics Company Limited, Gyeonggi, South Korea","Syst. LSI Div., Samsung Electron. Co. Ltd., Yongin, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Mobile Next Generation Technology Group of System LSI Division, Semiconductor Business, Samsung Electronics Company Limited, Gyeonggi, South Korea","institution_ids":["https://openalex.org/I2250650973"]},{"raw_affiliation_string":"Syst. LSI Div., Samsung Electron. Co. Ltd., Yongin, South Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100358153","display_name":"Donghyun Kim","orcid":"https://orcid.org/0009-0001-4208-0745"},"institutions":[{"id":"https://openalex.org/I19268510","display_name":"Qualcomm (United Kingdom)","ror":"https://ror.org/04d3djg48","country_code":"GB","type":"company","lineage":["https://openalex.org/I19268510","https://openalex.org/I4210087596"]},{"id":"https://openalex.org/I4210087596","display_name":"Qualcomm (United States)","ror":"https://ror.org/002zrf773","country_code":"US","type":"company","lineage":["https://openalex.org/I4210087596"]}],"countries":["GB","US"],"is_corresponding":false,"raw_author_name":"Donghyun Kim","raw_affiliation_strings":["Qualcomm, Inc., San Diego, CA, USA","[Qualcomm, San Diego, CA, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Qualcomm, Inc., San Diego, CA, USA","institution_ids":["https://openalex.org/I4210087596"]},{"raw_affiliation_string":"[Qualcomm, San Diego, CA, USA]","institution_ids":["https://openalex.org/I19268510"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052390471","display_name":"Lee\u2010Sup Kim","orcid":"https://orcid.org/0000-0001-9585-4591"},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Lee-Sup Kim","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, Korea Advanced Institute of Science and Technology, Daejeon, South Korea","[Dept. of Electr. Eng. & Comput. Sci., Korea Adv. Inst. of Sci. & Technol. (KAIST), Daejeon, South Korea]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, Korea Advanced Institute of Science and Technology, Daejeon, South Korea","institution_ids":["https://openalex.org/I157485424"]},{"raw_affiliation_string":"[Dept. of Electr. Eng. & Comput. Sci., Korea Adv. Inst. of Sci. & Technol. (KAIST), Daejeon, South Korea]","institution_ids":["https://openalex.org/I157485424"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.4536,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.85037406,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"19","issue":"4","first_page":"525","last_page":"537"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/shader","display_name":"Shader","score":0.8921138048171997},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.77100670337677},{"id":"https://openalex.org/keywords/graphics","display_name":"Graphics","score":0.607619047164917},{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.6036023497581482},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5436117649078369},{"id":"https://openalex.org/keywords/multithreading","display_name":"Multithreading","score":0.523901104927063},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.42354488372802734},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.42273595929145813},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.41215187311172485},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.36139294505119324},{"id":"https://openalex.org/keywords/computer-graphics","display_name":"Computer graphics (images)","score":0.28181561827659607},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.15735852718353271}],"concepts":[{"id":"https://openalex.org/C177681979","wikidata":"https://www.wikidata.org/wiki/Q633182","display_name":"Shader","level":3,"score":0.8921138048171997},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.77100670337677},{"id":"https://openalex.org/C21442007","wikidata":"https://www.wikidata.org/wiki/Q1027879","display_name":"Graphics","level":2,"score":0.607619047164917},{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.6036023497581482},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5436117649078369},{"id":"https://openalex.org/C201410400","wikidata":"https://www.wikidata.org/wiki/Q1064412","display_name":"Multithreading","level":3,"score":0.523901104927063},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.42354488372802734},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.42273595929145813},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.41215187311172485},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.36139294505119324},{"id":"https://openalex.org/C121684516","wikidata":"https://www.wikidata.org/wiki/Q7600677","display_name":"Computer graphics (images)","level":1,"score":0.28181561827659607},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.15735852718353271},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2009.2038922","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2009.2038922","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6600000262260437,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320322091","display_name":"Korea Institute of Science and Technology","ror":"https://ror.org/05kzfa883"},{"id":"https://openalex.org/F4320322202","display_name":"IC Design Education Center","ror":"https://ror.org/005v57z85"},{"id":"https://openalex.org/F4320324161","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1538115619","https://openalex.org/W1541963660","https://openalex.org/W2008862626","https://openalex.org/W2024399459","https://openalex.org/W2029567004","https://openalex.org/W2049964141","https://openalex.org/W2081596985","https://openalex.org/W2099600908","https://openalex.org/W2103705271","https://openalex.org/W2116928704","https://openalex.org/W2123732397","https://openalex.org/W2137639758","https://openalex.org/W2150953684","https://openalex.org/W2151215538","https://openalex.org/W2160139408","https://openalex.org/W2170806963","https://openalex.org/W6657984011","https://openalex.org/W6675670493","https://openalex.org/W6683514632"],"related_works":["https://openalex.org/W2224540060","https://openalex.org/W2482815832","https://openalex.org/W2294358097","https://openalex.org/W1993191611","https://openalex.org/W2189498595","https://openalex.org/W2166282436","https://openalex.org/W1999755551","https://openalex.org/W2107657843","https://openalex.org/W2578331457","https://openalex.org/W4238392246"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,44,55],"fully":[4],"programmable":[5],"3-D":[6,110,115],"graphics":[7,37,90,111,116],"processor":[8,66,117],"using":[9,123],"unified":[10],"shaders":[11],"for":[12],"mobile":[13,109],"environment.":[14],"In":[15,39],"the":[16,36,40,64,74],"system":[17],"level,":[18,43],"we":[19],"adopted":[20],"dual-core,":[21],"dual-issue":[22],"VLIW,":[23],"and":[24,31,54,70,84,100],"multithreading":[25],"methods":[26],"to":[27,107],"utilize":[28],"instruction,":[29],"data,":[30],"task":[32],"level":[33],"parallelism":[34],"in":[35,98,103,120],"applications.":[38],"shader":[41],"core":[42],"novel":[45],"IEEE-754":[46],"compliant":[47],"4-D":[48],"vector":[49],"inner":[50],"product":[51,86,105],"arithmetic":[52],"unit":[53],"configurable":[56],"texture":[57],"cache":[58],"are":[59],"proposed.":[60],"Using":[61],"these":[62],"methods,":[63],"proposed":[65,114],"achieves":[67],"143":[68],"Mvertices/s":[69],"2.3":[71],"Gtexels/s":[72],"consuming":[73],"power":[75],"of":[76],"367":[77],"mW.":[78],"The":[79,113],"evaluation":[80],"shows":[81],"significant":[82],"performance":[83,99],"power-delay":[85,104],"benefits.":[87],"For":[88],"real":[89],"applications,":[91],"test":[92],"results":[93],"indicate":[94],"2.07":[95],"times":[96],"improvement":[97],"34%":[101],"reduction":[102],"compared":[106],"previous":[108],"processors.":[112],"is":[118],"implemented":[119],"4.5\u00d7":[121],"4.52mm":[122],"0.18":[124],"\u03bcm":[125],"CMOS":[126],"technology.":[127]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":2}],"updated_date":"2026-07-29T09:40:50.615796","created_date":"2025-10-10T00:00:00"}