{"id":"https://openalex.org/W2132360363","doi":"https://doi.org/10.1109/tvlsi.2009.2037428","title":"Floorplanning Considering IR Drop in Multiple Supply Voltages Island Designs","display_name":"Floorplanning Considering IR Drop in Multiple Supply Voltages Island Designs","publication_year":2010,"publication_date":"2010-01-04","ids":{"openalex":"https://openalex.org/W2132360363","doi":"https://doi.org/10.1109/tvlsi.2009.2037428","mag":"2132360363"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2009.2037428","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2009.2037428","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101929509","display_name":"Qiang Zhou","orcid":"https://orcid.org/0000-0003-1348-8861"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Qiang Zhou","raw_affiliation_strings":["Department of Computer Science and Technology, Tsinghua University, Beijing, China","Dept. of Computer Science & Technology, Tsinghua University, Beijing, China#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Technology, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"Dept. of Computer Science & Technology, Tsinghua University, Beijing, China#TAB#","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113750667","display_name":"Jin Shi","orcid":"https://orcid.org/0009-0006-2337-201X"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jin Shi","raw_affiliation_strings":["Department of Computer Science and Technology, Tsinghua University, Beijing, China","Dept. of Computer Science & Technology, Tsinghua University, Beijing, China#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Technology, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"Dept. of Computer Science & Technology, Tsinghua University, Beijing, China#TAB#","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100395454","display_name":"Bin Liu","orcid":"https://orcid.org/0000-0001-9758-0352"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]},{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN","US"],"is_corresponding":false,"raw_author_name":"Bin Liu","raw_affiliation_strings":["Computer Science Department, University of California at Lost Angeles, Los Angeles, CA, USA","Department of Computer Science and Technology, Tsinghua University, Beijing, China","Tsinghua University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Computer Science Department, University of California at Lost Angeles, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I161318765"]},{"raw_affiliation_string":"Department of Computer Science and Technology, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111983610","display_name":"Yici Cai","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yici Cai","raw_affiliation_strings":["Department of Computer Science and Technology, Tsinghua University, Beijing, China","Dept. of Computer Science & Technology, Tsinghua University, Beijing, China#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Technology, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"Dept. of Computer Science & Technology, Tsinghua University, Beijing, China#TAB#","institution_ids":["https://openalex.org/I99065089"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5101929509"],"corresponding_institution_ids":["https://openalex.org/I99065089"],"apc_list":null,"apc_paid":null,"fwci":1.7318,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.8627951,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"19","issue":"4","first_page":"638","last_page":"646"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.9856154918670654},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5607730150222778},{"id":"https://openalex.org/keywords/power-network-design","display_name":"Power network design","score":0.5556455254554749},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.532524824142456},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5234639048576355},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.4911467730998993},{"id":"https://openalex.org/keywords/power-integrity","display_name":"Power integrity","score":0.488736629486084},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.47641170024871826},{"id":"https://openalex.org/keywords/voltage-drop","display_name":"Voltage drop","score":0.4677830934524536},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4635436236858368},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.4214290380477905},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.37265703082084656},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.35989147424697876},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3069448471069336},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.24805539846420288},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.22133177518844604},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.2128048539161682},{"id":"https://openalex.org/keywords/signal-integrity","display_name":"Signal integrity","score":0.11793428659439087},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09094083309173584},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.07686203718185425}],"concepts":[{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.9856154918670654},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5607730150222778},{"id":"https://openalex.org/C164565468","wikidata":"https://www.wikidata.org/wiki/Q7236535","display_name":"Power network design","level":3,"score":0.5556455254554749},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.532524824142456},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5234639048576355},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.4911467730998993},{"id":"https://openalex.org/C2777561913","wikidata":"https://www.wikidata.org/wiki/Q19599527","display_name":"Power integrity","level":4,"score":0.488736629486084},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.47641170024871826},{"id":"https://openalex.org/C82178898","wikidata":"https://www.wikidata.org/wiki/Q166839","display_name":"Voltage drop","level":3,"score":0.4677830934524536},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4635436236858368},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.4214290380477905},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.37265703082084656},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.35989147424697876},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3069448471069336},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.24805539846420288},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.22133177518844604},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2128048539161682},{"id":"https://openalex.org/C44938667","wikidata":"https://www.wikidata.org/wiki/Q4503810","display_name":"Signal integrity","level":3,"score":0.11793428659439087},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09094083309173584},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.07686203718185425},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2009.2037428","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2009.2037428","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1506342804","https://openalex.org/W1523582517","https://openalex.org/W1526797733","https://openalex.org/W1864858180","https://openalex.org/W1967985871","https://openalex.org/W1981745143","https://openalex.org/W1985714852","https://openalex.org/W1993509482","https://openalex.org/W2008243923","https://openalex.org/W2021411243","https://openalex.org/W2091758975","https://openalex.org/W2109258578","https://openalex.org/W2139524433","https://openalex.org/W2148698121","https://openalex.org/W2150404190","https://openalex.org/W2150566603","https://openalex.org/W2160158199","https://openalex.org/W2168300107","https://openalex.org/W2168908650","https://openalex.org/W4205355374","https://openalex.org/W4237499859","https://openalex.org/W4238906052","https://openalex.org/W4252814110","https://openalex.org/W6682047639"],"related_works":["https://openalex.org/W4386632162","https://openalex.org/W2781601456","https://openalex.org/W3010631755","https://openalex.org/W2171236961","https://openalex.org/W1985714852","https://openalex.org/W2133492470","https://openalex.org/W2115502122","https://openalex.org/W2138401961","https://openalex.org/W2994788014","https://openalex.org/W2353155791"],"abstract_inverted_index":{"Voltage":[0],"island":[1,44],"has":[2],"become":[3],"a":[4],"very":[5],"effective":[6],"design":[7,18,58,94],"style":[8,19],"for":[9],"power":[10,39,93],"saving":[11],"in":[12,42,75,85],"low-power":[13],"design.":[14],"However,":[15],"the":[16,27,38,53,69,72,76,81,102],"new":[17,23],"also":[20],"brings":[21],"forward":[22],"challenges,":[24],"especially":[25],"to":[26,48,56,67],"designers":[28],"of":[29,71,104],"power/ground":[30],"(P/G)":[31],"networks.":[32],"In":[33],"this":[34],"paper,":[35],"we":[36,87],"study":[37],"delivery":[40],"problem":[41],"voltage":[43,50],"designs,":[45],"and":[46],"propose":[47],"consider":[49,68],"drop":[51],"during":[52],"floorplanning":[54],"process":[55],"reduce":[57],"iterations.":[59],"Our":[60],"analysis":[61],"shows":[62],"that":[63],"it":[64],"is":[65],"unnecessary":[66],"pitch":[70],"P/G":[73],"network":[74],"floorplan":[77],"stage.":[78],"By":[79],"using":[80],"simplified":[82],"searching":[83],"strategy":[84],"floorplanning,":[86],"can":[88],"obtain":[89],"more":[90],"robust":[91],"low":[92],"within":[95],"reasonable":[96],"runtime.":[97],"Experimental":[98],"results":[99],"have":[100],"demonstrated":[101],"effectiveness":[103],"our":[105],"approach.":[106]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}