{"id":"https://openalex.org/W2141485980","doi":"https://doi.org/10.1109/tvlsi.2009.2036433","title":"A Low Power and Wide Range Programmable Clock Generator With a High Multiplication Factor","display_name":"A Low Power and Wide Range Programmable Clock Generator With a High Multiplication Factor","publication_year":2009,"publication_date":"2009-12-21","ids":{"openalex":"https://openalex.org/W2141485980","doi":"https://doi.org/10.1109/tvlsi.2009.2036433","mag":"2141485980"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2009.2036433","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2009.2036433","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004599468","display_name":"Jaehyouk Choi","orcid":"https://orcid.org/0000-0002-3055-8684"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Jaehyouk Choi","raw_affiliation_strings":["Electrical and Computer Engineering Department, Georgia Institute of Technology, Atlanta, GA, USA","Electr. & Comput. Eng. Dept., Georgia Inst. of Technol., Atlanta, GA, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"Electr. & Comput. Eng. Dept., Georgia Inst. of Technol., Atlanta, GA, USA#TAB#","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055239222","display_name":"Stephen T. Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Stephen T. Kim","raw_affiliation_strings":["Electrical and Computer Engineering Department, Georgia Institute of Technology, Atlanta, GA, USA","Electr. & Comput. Eng. Dept., Georgia Inst. of Technol., Atlanta, GA, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"Electr. & Comput. Eng. Dept., Georgia Inst. of Technol., Atlanta, GA, USA#TAB#","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015206703","display_name":"Woonyun Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Woonyun Kim","raw_affiliation_strings":["Electrical and Computer Engineering Department, Georgia Institute of Technology, Atlanta, GA, USA","Electr. & Comput. Eng. Dept., Georgia Inst. of Technol., Atlanta, GA, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"Electr. & Comput. Eng. Dept., Georgia Inst. of Technol., Atlanta, GA, USA#TAB#","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101765333","display_name":"Kwan\u2010Woo Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kwan-Woo Kim","raw_affiliation_strings":["Electrical and Computer Engineering Department, Georgia Institute of Technology, Atlanta, GA, USA","Electr. & Comput. Eng. Dept., Georgia Inst. of Technol., Atlanta, GA, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"Electr. & Comput. Eng. Dept., Georgia Inst. of Technol., Atlanta, GA, USA#TAB#","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102120821","display_name":"Kyutae Lim","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kyutae Lim","raw_affiliation_strings":["Electrical and Computer Engineering Department, Georgia Institute of Technology, Atlanta, GA, USA","Electr. & Comput. Eng. Dept., Georgia Inst. of Technol., Atlanta, GA, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"Electr. & Comput. Eng. Dept., Georgia Inst. of Technol., Atlanta, GA, USA#TAB#","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111452226","display_name":"Joy Laskar","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Joy Laskar","raw_affiliation_strings":["Electrical and Computer Engineering Department, Georgia Institute of Technology, Atlanta, GA, USA","Electr. & Comput. Eng. Dept., Georgia Inst. of Technol., Atlanta, GA, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"Electr. & Comput. Eng. Dept., Georgia Inst. of Technol., Atlanta, GA, USA#TAB#","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5004599468"],"corresponding_institution_ids":["https://openalex.org/I130701444"],"apc_list":null,"apc_paid":null,"fwci":2.0935,"has_fulltext":false,"cited_by_count":21,"citation_normalized_percentile":{"value":0.87941455,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"19","issue":"4","first_page":"701","last_page":"705"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-generator","display_name":"Clock generator","score":0.7609890699386597},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.7590911388397217},{"id":"https://openalex.org/keywords/dbc","display_name":"dBc","score":0.6645171046257019},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5839345455169678},{"id":"https://openalex.org/keywords/multiplication","display_name":"Multiplication (music)","score":0.4986279010772705},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.4785647690296173},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.47681066393852234},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4617671072483063},{"id":"https://openalex.org/keywords/generator","display_name":"Generator (circuit theory)","score":0.4299114942550659},{"id":"https://openalex.org/keywords/signal-generator","display_name":"Signal generator","score":0.4251984655857086},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.41677534580230713},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3948003053665161},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.37176811695098877},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.36231300234794617},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2396060824394226},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.2294621765613556}],"concepts":[{"id":"https://openalex.org/C2778023540","wikidata":"https://www.wikidata.org/wiki/Q2164847","display_name":"Clock generator","level":4,"score":0.7609890699386597},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.7590911388397217},{"id":"https://openalex.org/C193523891","wikidata":"https://www.wikidata.org/wiki/Q1771950","display_name":"dBc","level":3,"score":0.6645171046257019},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5839345455169678},{"id":"https://openalex.org/C2780595030","wikidata":"https://www.wikidata.org/wiki/Q3860309","display_name":"Multiplication (music)","level":2,"score":0.4986279010772705},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.4785647690296173},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.47681066393852234},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4617671072483063},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.4299114942550659},{"id":"https://openalex.org/C207912722","wikidata":"https://www.wikidata.org/wiki/Q1259123","display_name":"Signal generator","level":3,"score":0.4251984655857086},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.41677534580230713},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3948003053665161},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.37176811695098877},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.36231300234794617},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2396060824394226},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.2294621765613556},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C24890656","wikidata":"https://www.wikidata.org/wiki/Q82811","display_name":"Acoustics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2009.2036433","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2009.2036433","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:scholarworks.unist.ac.kr:201301/8055","is_oa":false,"landing_page_url":"http://www.scopus.com/inward/record.url?partnerID=HzOxMe3b&scp=79953110653","pdf_url":null,"source":{"id":"https://openalex.org/S4306401118","display_name":"Scholarworks@UNIST (Ulsan National Institute of Science and Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I48566637","host_organization_name":"Ulsan National Institute of Science and Technology","host_organization_lineage":["https://openalex.org/I48566637"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"ARTICLE"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8399999737739563}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W1989743371","https://openalex.org/W2001078510","https://openalex.org/W2050310926","https://openalex.org/W2059008798","https://openalex.org/W2062327827","https://openalex.org/W2065989477","https://openalex.org/W2075630390","https://openalex.org/W2083256098","https://openalex.org/W2096699625","https://openalex.org/W2097357112","https://openalex.org/W2098317737","https://openalex.org/W2099759033","https://openalex.org/W2111053525","https://openalex.org/W2114953806","https://openalex.org/W2134899771","https://openalex.org/W2136138043","https://openalex.org/W2143232235","https://openalex.org/W2143477947","https://openalex.org/W2147912039","https://openalex.org/W2149102094","https://openalex.org/W2164119118","https://openalex.org/W2169411838","https://openalex.org/W2175184221","https://openalex.org/W2587442922","https://openalex.org/W6682149085","https://openalex.org/W6684258690"],"related_works":["https://openalex.org/W1912065184","https://openalex.org/W2372909716","https://openalex.org/W2049525097","https://openalex.org/W2301158783","https://openalex.org/W2012676707","https://openalex.org/W2133120878","https://openalex.org/W2085381517","https://openalex.org/W2540435983","https://openalex.org/W2376956425","https://openalex.org/W2132410050"],"abstract_inverted_index":{"A":[0],"programmable":[1],"delay":[2,66,73,82],"locked":[3],"loop":[4],"(DLL)":[5],"based":[6],"clock":[7,38],"generator,":[8,27],"providing":[9,79],"a":[10,18,41,80,141],"high":[11,42],"multiplication":[12,43],"factor,":[13],"has":[14],"been":[15],"developed":[16],"in":[17,69],"0.18-":[19],"\u03bcm":[20],"CMOS":[21],"technology.":[22],"Utilizing":[23],"the":[24,37,62,70,89,131],"proposed":[25,63],"pulse":[26],"purely":[28],"consisting":[29],"of":[30,45,78,134],"D":[31],"flip":[32],"flops":[33],"(DFFs)":[34],"and":[35,109,119,125],"inverters,":[36],"generator":[39],"provides":[40],"factor":[44],"up":[46,93],"to":[47,140],"24.":[48],"It":[49],"consumes":[50],"only":[51,151],"16.2":[52],"mW":[53],"when":[54],"generating":[55],"2.16":[56],"GHz":[57],"output":[58],"signals.":[59],"In":[60],"addition,":[61],"saturated-type":[64],"unit":[65],"cell":[67],"adopted":[68],"voltage":[71],"controlled":[72],"line":[74],"(VCDL)":[75],"is":[76,117,138],"capable":[77],"long":[81],"while":[83,103],"maintaining":[84,104],"fast-switching":[85],"signal":[86],"edges.":[87],"Thus,":[88],"DLL":[90],"can":[91],"lock":[92],"an":[94],"input":[95],"reference":[96],"frequency":[97,133],"as":[98,100],"low":[99],"30":[101],"MHz":[102],"good":[105],"phase":[106,115],"noise":[107,116],"performance":[108],"small":[110],"chip":[111,148],"area":[112,149],"occupancy.":[113],"The":[114,146],"-88.7":[118],"-99.8":[120],"dBc/Hz":[121],"at":[122],"10":[123],"kHz":[124,127],"100":[126],"offsets,":[128],"respectively,":[129],"from":[130],"operating":[132],"1.2":[135],"GHz,":[136],"which":[137],"equivalent":[139],"1.7":[142],"ps":[143],"RMS":[144],"jitter.":[145],"active":[147],"takes":[150],"0.051":[152],"mm":[153],"<sup":[154],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[155],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[156],".":[157]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2014,"cited_by_count":5},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":6}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}