{"id":"https://openalex.org/W2170296906","doi":"https://doi.org/10.1109/tvlsi.2009.2036184","title":"Effective Hybrid Test Program Development for Software-Based Self-Testing of Pipeline Processor Cores","display_name":"Effective Hybrid Test Program Development for Software-Based Self-Testing of Pipeline Processor Cores","publication_year":2009,"publication_date":"2009-12-21","ids":{"openalex":"https://openalex.org/W2170296906","doi":"https://doi.org/10.1109/tvlsi.2009.2036184","mag":"2170296906"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2009.2036184","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2009.2036184","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5027645205","display_name":"Tai-Hua Lu","orcid":null},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Tai-Hua Lu","raw_affiliation_strings":["Department of Electrical Engineering and Institute of Computer and Communication Engineering, National Cheng Kung University, Tainan County, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Institute of Computer and Communication Engineering, National Cheng Kung University, Tainan County, Taiwan","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111582905","display_name":"Chung\u2010Ho Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chung-Ho Chen","raw_affiliation_strings":["Department of Electrical Engineering and Institute of Computer and Communication Engineering, National Cheng Kung University, Tainan County, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Institute of Computer and Communication Engineering, National Cheng Kung University, Tainan County, Taiwan","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5079657769","display_name":"Kuen-Jong Lee","orcid":"https://orcid.org/0000-0002-6690-0074"},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Kuen-Jong Lee","raw_affiliation_strings":["Department of Electrical Engineering and Institute of Computer and Communication Engineering, National Cheng Kung University, Tainan County, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Institute of Computer and Communication Engineering, National Cheng Kung University, Tainan County, Taiwan","institution_ids":["https://openalex.org/I91807558"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.0723,"has_fulltext":false,"cited_by_count":34,"citation_normalized_percentile":{"value":0.80081378,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"19","issue":"3","first_page":"516","last_page":"520"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7773206233978271},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.637956440448761},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.6225364208221436},{"id":"https://openalex.org/keywords/interrupt","display_name":"Interrupt","score":0.616427481174469},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5441986918449402},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5004780292510986},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.499009370803833},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4614364802837372},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.4462845027446747},{"id":"https://openalex.org/keywords/out-of-order-execution","display_name":"Out-of-order execution","score":0.43513110280036926},{"id":"https://openalex.org/keywords/code-coverage","display_name":"Code coverage","score":0.42927631735801697},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.41422370076179504},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.33129677176475525},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.252143919467926},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10987067222595215}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7773206233978271},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.637956440448761},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.6225364208221436},{"id":"https://openalex.org/C41661131","wikidata":"https://www.wikidata.org/wiki/Q220764","display_name":"Interrupt","level":3,"score":0.616427481174469},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5441986918449402},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5004780292510986},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.499009370803833},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4614364802837372},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.4462845027446747},{"id":"https://openalex.org/C1793878","wikidata":"https://www.wikidata.org/wiki/Q1153762","display_name":"Out-of-order execution","level":2,"score":0.43513110280036926},{"id":"https://openalex.org/C53942775","wikidata":"https://www.wikidata.org/wiki/Q1211721","display_name":"Code coverage","level":3,"score":0.42927631735801697},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.41422370076179504},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33129677176475525},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.252143919467926},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10987067222595215},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.0},{"id":"https://openalex.org/C173018170","wikidata":"https://www.wikidata.org/wiki/Q165678","display_name":"Microcontroller","level":2,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2009.2036184","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2009.2036184","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1891950198","https://openalex.org/W1965015817","https://openalex.org/W1995827686","https://openalex.org/W2082836981","https://openalex.org/W2103363686","https://openalex.org/W2126042558","https://openalex.org/W2130018598","https://openalex.org/W2131846601","https://openalex.org/W2141476458","https://openalex.org/W2189231749","https://openalex.org/W2296323169","https://openalex.org/W4233176001","https://openalex.org/W4247903400"],"related_works":["https://openalex.org/W3175797232","https://openalex.org/W2086879292","https://openalex.org/W2390965452","https://openalex.org/W2153497163","https://openalex.org/W2546343655","https://openalex.org/W2148250222","https://openalex.org/W2008701674","https://openalex.org/W2776442431","https://openalex.org/W2463298697","https://openalex.org/W2170296906"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"an":[3],"effective":[4,117],"hybrid":[5,67],"test":[6,18,68,89],"program":[7,19,24,37,142],"for":[8],"the":[9,62,80,83,104,115,131,141,145],"software-based":[10],"self-testing":[11],"(SBST)":[12],"of":[13,29,40,43,65,82,106,119],"pipeline":[14],"processor":[15,30,73,132,151],"cores.":[16],"The":[17,88],"combines":[20],"a":[21,34,41,124],"deterministically":[22],"developed":[23],"which":[25,38],"explores":[26],"different":[27],"levels":[28],"core":[31],"information":[32],"and":[33,93,112],"block-based":[35],"random":[36],"consists":[39],"combination":[42],"in-order":[44],"instructions,":[45,47,49],"random-order":[46],"return":[48],"as":[50,52],"well":[51],"instruction":[53],"sequences":[54],"used":[55],"to":[56,61,79,130,148],"trigger":[57],"exception/interrupt":[58],"requests.":[59],"Due":[60],"complementary":[63],"nature":[64],"this":[66],"program,":[69],"it":[70],"can":[71],"achieve":[72],"fault":[74,97,152],"coverage":[75,98],"that":[76,114,138],"is":[77,122],"comparable":[78],"performance":[81],"conventional":[84,136],"scan":[85],"chain":[86],"method.":[87],"response":[90],"observation":[91,108,111],"methods":[92,137],"their":[94],"impacts":[95],"on":[96],"are":[99],"also":[100],"investigated.":[101],"We":[102],"present":[103],"concept":[105],"micro":[107],"versus":[109],"macro":[110],"show":[113],"most":[116],"method":[118],"using":[120],"SBST":[121],"through":[123],"multiple":[125],"input":[126],"signature":[127],"register":[128],"connected":[129],"local":[133],"bus,":[134],"while":[135],"observe":[139],"only":[140],"results":[143],"in":[144],"memory":[146],"lead":[147],"significantly":[149],"less":[150],"coverage.":[153]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":5},{"year":2016,"cited_by_count":7},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":6},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}