{"id":"https://openalex.org/W2095772497","doi":"https://doi.org/10.1109/tvlsi.2009.2035508","title":"A Digitally Testable $\\Sigma-\\Delta$ Modulator Using the Decorrelating Design-for-Digital-Testability","display_name":"A Digitally Testable $\\Sigma-\\Delta$ Modulator Using the Decorrelating Design-for-Digital-Testability","publication_year":2009,"publication_date":"2009-12-11","ids":{"openalex":"https://openalex.org/W2095772497","doi":"https://doi.org/10.1109/tvlsi.2009.2035508","mag":"2095772497"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2009.2035508","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2009.2035508","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5075115401","display_name":"Sheng-Chuan Liang","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Sheng-Chuan Liang","raw_affiliation_strings":["Department of Electrical Engineering, National Chiao Tung University, Hsinchu, Taiwan","Dept. of Electr. Eng., Nat. Chiao Tung Univ., Hsinchu, Taiwan#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Nat. Chiao Tung Univ., Hsinchu, Taiwan#TAB#","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108047268","display_name":"Hao-Chiao Hong","orcid":"https://orcid.org/0000-0003-0757-1001"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hao-Chiao Hong","raw_affiliation_strings":["Department of Electrical Engineering, National Chiao Tung University, Hsinchu, Taiwan","Dept. of Electr. Eng., Nat. Chiao Tung Univ., Hsinchu, Taiwan#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Nat. Chiao Tung Univ., Hsinchu, Taiwan#TAB#","institution_ids":["https://openalex.org/I148366613"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5075115401"],"corresponding_institution_ids":["https://openalex.org/I148366613"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.11356685,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"19","issue":"3","first_page":"503","last_page":"507"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/delta-sigma-modulation","display_name":"Delta-sigma modulation","score":0.7608133554458618},{"id":"https://openalex.org/keywords/oversampling","display_name":"Oversampling","score":0.5749029517173767},{"id":"https://openalex.org/keywords/integrator","display_name":"Integrator","score":0.5282028317451477},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.5051653981208801},{"id":"https://openalex.org/keywords/decimation","display_name":"Decimation","score":0.46353983879089355},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4512259066104889},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.42388883233070374},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2326812744140625},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.19684624671936035},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.12320438027381897},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.1224786639213562}],"concepts":[{"id":"https://openalex.org/C68754193","wikidata":"https://www.wikidata.org/wiki/Q1184820","display_name":"Delta-sigma modulation","level":3,"score":0.7608133554458618},{"id":"https://openalex.org/C197323446","wikidata":"https://www.wikidata.org/wiki/Q331222","display_name":"Oversampling","level":3,"score":0.5749029517173767},{"id":"https://openalex.org/C79518650","wikidata":"https://www.wikidata.org/wiki/Q2081431","display_name":"Integrator","level":3,"score":0.5282028317451477},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.5051653981208801},{"id":"https://openalex.org/C173642442","wikidata":"https://www.wikidata.org/wiki/Q1253346","display_name":"Decimation","level":3,"score":0.46353983879089355},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4512259066104889},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.42388883233070374},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2326812744140625},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.19684624671936035},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.12320438027381897},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.1224786639213562},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2009.2035508","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2009.2035508","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320310709","display_name":"CMC Microsystems","ror":"https://ror.org/03k70ea39"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W140525707","https://openalex.org/W1500355126","https://openalex.org/W1516585181","https://openalex.org/W2014022260","https://openalex.org/W2069171954","https://openalex.org/W2084128131","https://openalex.org/W2103367702","https://openalex.org/W2108748450","https://openalex.org/W2109570325","https://openalex.org/W2117274934","https://openalex.org/W2121068966","https://openalex.org/W2124517079","https://openalex.org/W2130752264","https://openalex.org/W2137700685","https://openalex.org/W2146721470","https://openalex.org/W2160322785","https://openalex.org/W4249261768","https://openalex.org/W6676518742","https://openalex.org/W6681948718"],"related_works":["https://openalex.org/W2071742369","https://openalex.org/W2170764174","https://openalex.org/W2351093380","https://openalex.org/W1507663087","https://openalex.org/W2615817494","https://openalex.org/W2040229502","https://openalex.org/W1580014081","https://openalex.org/W2793288183","https://openalex.org/W2151826803","https://openalex.org/W2157118673"],"abstract_inverted_index":{"This":[0],"paper":[1],"demonstrates":[2],"a":[3,68,124,162],"digitally":[4],"testable":[5],"second-order":[6],"\u03a3":[7,69,86],"-":[8,70,87],"\u0394":[9,71,88],"modulator.":[10],"The":[11,111,176,201],"modulator":[12,55],"under":[13],"test":[14,37,42,76,109,152],"(MUT)":[15],"employs":[16],"the":[17,31,35,40,44,49,65,81,84,95,99,103,107,117,121,130,140,145,158,180,197,206],"decorrelating":[18,127],"design-for-digital-testability":[19],"(D":[20],"<sup":[21,51,132,208],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[22,52,133,209],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">3</sup>":[23,53,134,210],"T)":[24],"scheme":[25],"to":[26,101,116],"provide":[27],"two":[28,59],"operation":[29],"modes:":[30],"normal":[32],"mode":[33],"and":[34,148],"digital":[36,41,108,146,151,159,181],"mode.":[38,110],"In":[39],"mode,":[43],"input":[45],"switched-capacitor":[46],"network":[47],"of":[48,64,119,144,167,174,179,205,215],"D":[50,131,207],"T":[54,135,211],"is":[56,114],"reconfigured":[57],"as":[58,74],"sub-digital-to-charge":[60],"converters":[61],"(sub-DCCs).":[62],"Each":[63],"sub-DCCs":[66],"accepts":[67],"modulated":[72,89],"bit-stream":[73,90,122],"its":[75],"stimulus.":[77],"By":[78],"repetitively":[79],"inputting":[80],"DCCs":[82,96],"with":[83,92,98,123],"same":[85],"but":[91],"different":[93],"delays,":[94],"incorporates":[97],"integrator":[100],"generate":[102],"analog":[104,112,187,202],"stimulus":[105,113],"in":[106],"analogous":[115],"result":[118],"filtering":[120],"two-nonzero-term":[125],"FIR":[126],"term.":[128],"Consequently,":[129],"MUT":[136,212],"suffers":[137],"less":[138],"from":[139,184],"undesired":[141],"shaped":[142],"noise":[143],"stimuli,":[147],"achieves":[149],"better":[150],"accuracy.":[153],"Measurement":[154],"results":[155,178],"show":[156],"that":[157],"tests":[160,182],"present":[161],"peak":[163],"signal-to-noise-and-distortion":[164],"ratio":[165,173],"(SNDR)":[166],"80.1":[168],"dB":[169,194],"at":[170],"an":[171],"oversampling":[172],"128.":[175],"SNDR":[177],"differ":[183],"their":[185],"conventional":[186],"counterparts":[188],"by":[189],"no":[190],"more":[191],"than":[192],"2":[193],"except":[195],"for":[196],"-3.2":[198],"dBFS":[199],"test.":[200],"hardware":[203],"overhead":[204],"only":[213],"consists":[214],"13":[216],"switches.":[217]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}