{"id":"https://openalex.org/W2097532420","doi":"https://doi.org/10.1109/tvlsi.2009.2035448","title":"Row-Based Power-Gating: A Novel Sleep Transistor Insertion Methodology for Leakage Power Optimization in Nanometer CMOS Circuits","display_name":"Row-Based Power-Gating: A Novel Sleep Transistor Insertion Methodology for Leakage Power Optimization in Nanometer CMOS Circuits","publication_year":2010,"publication_date":"2010-01-04","ids":{"openalex":"https://openalex.org/W2097532420","doi":"https://doi.org/10.1109/tvlsi.2009.2035448","mag":"2097532420"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2009.2035448","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2009.2035448","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006552035","display_name":"Ashoka Sathanur","orcid":null},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Ashoka Sathanur","raw_affiliation_strings":["Politecnico di Torino, DAUIN, Turin, Italy","DAUIN, Politec. di Torino, Torino, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, DAUIN, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"DAUIN, Politec. di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043408422","display_name":"Luca Benini","orcid":"https://orcid.org/0000-0001-8068-3806"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Luca Benini","raw_affiliation_strings":["DEIS, Universit\u00e0 di Bologna, Bologna, Italy","DEIS, Univ. di Bologna, Bologna, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DEIS, Universit\u00e0 di Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]},{"raw_affiliation_string":"DEIS, Univ. di Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058379509","display_name":"Alberto Macii","orcid":"https://orcid.org/0000-0002-8869-5710"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Alberto Macii","raw_affiliation_strings":["Politecnico di Torino, DAUIN, Turin, Italy","DAUIN, Politec. di Torino, Torino, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, DAUIN, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"DAUIN, Politec. di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005432629","display_name":"Enrico Macii","orcid":"https://orcid.org/0000-0001-9046-5618"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Enrico Macii","raw_affiliation_strings":["Politecnico di Torino, DAUIN, Turin, Italy","DAUIN, Politec. di Torino, Torino, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, DAUIN, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"DAUIN, Politec. di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5024891882","display_name":"Massimo Poncino","orcid":"https://orcid.org/0000-0002-1369-9688"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Massimo Poncino","raw_affiliation_strings":["Politecnico di Torino, DAUIN, Turin, Italy","DAUIN, Politec. di Torino, Torino, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, DAUIN, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"DAUIN, Politec. di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.0359,"has_fulltext":false,"cited_by_count":23,"citation_normalized_percentile":{"value":0.87303247,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"19","issue":"3","first_page":"469","last_page":"482"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.9226251840591431},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.7674221992492676},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.7356522083282471},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6928528547286987},{"id":"https://openalex.org/keywords/leakage-power","display_name":"Leakage power","score":0.6637955904006958},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5252394676208496},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4836929440498352},{"id":"https://openalex.org/keywords/gating","display_name":"Gating","score":0.47188010811805725},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4614250957965851},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.44934308528900146},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.44028782844543457},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.411063551902771},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3549012839794159},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.3156224489212036},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2865726947784424},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1375223696231842},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.08942446112632751},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.06987947225570679}],"concepts":[{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.9226251840591431},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.7674221992492676},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.7356522083282471},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6928528547286987},{"id":"https://openalex.org/C2987719587","wikidata":"https://www.wikidata.org/wiki/Q1811428","display_name":"Leakage power","level":4,"score":0.6637955904006958},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5252394676208496},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4836929440498352},{"id":"https://openalex.org/C194544171","wikidata":"https://www.wikidata.org/wiki/Q21105679","display_name":"Gating","level":2,"score":0.47188010811805725},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4614250957965851},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.44934308528900146},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.44028782844543457},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.411063551902771},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3549012839794159},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3156224489212036},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2865726947784424},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1375223696231842},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.08942446112632751},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.06987947225570679},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C42407357","wikidata":"https://www.wikidata.org/wiki/Q521","display_name":"Physiology","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2009.2035448","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2009.2035448","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:cris.unibo.it:11585/105835","is_oa":false,"landing_page_url":"http://hdl.handle.net/11585/105835","pdf_url":null,"source":{"id":"https://openalex.org/S4306402579","display_name":"Archivio istituzionale della ricerca (Alma Mater Studiorum Universit\u00e0 di Bologna)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210117483","host_organization_name":"Istituto di Ematologia di Bologna","host_organization_lineage":["https://openalex.org/I4210117483"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.7200000286102295}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":39,"referenced_works":["https://openalex.org/W42793314","https://openalex.org/W1549278323","https://openalex.org/W1582019256","https://openalex.org/W1983067779","https://openalex.org/W1994024702","https://openalex.org/W2004934210","https://openalex.org/W2005209283","https://openalex.org/W2045884553","https://openalex.org/W2086839192","https://openalex.org/W2102401606","https://openalex.org/W2105743938","https://openalex.org/W2109797003","https://openalex.org/W2114621701","https://openalex.org/W2115403662","https://openalex.org/W2116924624","https://openalex.org/W2121190917","https://openalex.org/W2125288742","https://openalex.org/W2126693329","https://openalex.org/W2130968703","https://openalex.org/W2131862714","https://openalex.org/W2138099459","https://openalex.org/W2138499286","https://openalex.org/W2139515940","https://openalex.org/W2151917810","https://openalex.org/W2152406824","https://openalex.org/W2154095011","https://openalex.org/W2162051978","https://openalex.org/W2170266668","https://openalex.org/W2172661603","https://openalex.org/W2751335644","https://openalex.org/W2799924199","https://openalex.org/W4236524207","https://openalex.org/W4245128445","https://openalex.org/W4247881338","https://openalex.org/W4248723628","https://openalex.org/W6632824380","https://openalex.org/W6678797189","https://openalex.org/W6679456653","https://openalex.org/W6680358862"],"related_works":["https://openalex.org/W2122861118","https://openalex.org/W2097532420","https://openalex.org/W1536162277","https://openalex.org/W3127857378","https://openalex.org/W2098712068","https://openalex.org/W2940351376","https://openalex.org/W2560570484","https://openalex.org/W4302028049","https://openalex.org/W2152101054","https://openalex.org/W2059152928"],"abstract_inverted_index":{"Leakage":[0],"power":[1,34],"has":[2,13],"become":[3],"a":[4,17,24,48,66,99],"serious":[5],"concern":[6],"in":[7,27],"nanometer":[8],"CMOS":[9],"technologies,":[10],"and":[11,57,76,79,123,128],"power-gating":[12,121],"shown":[14],"to":[15,20,72,83,89,116],"offer":[16],"viable":[18],"solution":[19],"the":[21,84,106],"problem":[22],"with":[23,124],"small":[25],"penalty":[26],"performance.":[28],"This":[29],"paper":[30],"focuses":[31],"on":[32,60,98],"leakage":[33,91,107],"reduction":[35],"through":[36],"automatic":[37],"insertion":[38,56],"of":[39,86,101],"sleep":[40,54],"transistors":[41,88],"for":[42],"power-gating.":[43],"In":[44],"particular,":[45],"we":[46,80,95,109],"propose":[47],"novel,":[49],"layout-aware":[50],"methodology":[51],"that":[52,69,105],"facilitates":[53],"transistor":[55],"virtual-ground":[58],"routing":[59],"row-based":[61],"layouts.":[62],"We":[63],"also":[64],"introduce":[65],"clustering":[67],"algorithm":[68],"is":[70],"able":[71],"handle":[73],"simultaneously":[74],"timing":[75,127],"area":[77,129],"constraints,":[78],"extend":[81],"it":[82],"case":[85],"multi-Vtsleep":[87],"increase":[90],"savings.":[92],"The":[93],"results":[94],"have":[96],"obtained":[97,118],"set":[100],"benchmark":[102],"circuits":[103],"show":[104],"savings":[108],"can":[110],"achieve":[111],"are,":[112],"by":[113],"far,":[114],"superior":[115],"those":[117],"using":[119],"existing":[120],"solutions":[122],"much":[125],"tighter":[126],"constraints.":[130]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":2}],"updated_date":"2026-07-29T09:40:50.615796","created_date":"2016-06-24T00:00:00"}