{"id":"https://openalex.org/W2107461427","doi":"https://doi.org/10.1109/tvlsi.2009.2033700","title":"Comprehensive Analysis and Control of Design Parameters for Power Gated Circuits","display_name":"Comprehensive Analysis and Control of Design Parameters for Power Gated Circuits","publication_year":2009,"publication_date":"2009-12-09","ids":{"openalex":"https://openalex.org/W2107461427","doi":"https://doi.org/10.1109/tvlsi.2009.2033700","mag":"2107461427"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2009.2033700","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2009.2033700","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100777156","display_name":"Yongho Lee","orcid":"https://orcid.org/0000-0001-5042-6104"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Yongho Lee","raw_affiliation_strings":["School of Electrical Engineering, Seoul National University, Seoul, South Korea","Sch. of Electr. Eng, Seoul Nat. Univ., Seoul, South Korea"],"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering, Seoul National University, Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]},{"raw_affiliation_string":"Sch. of Electr. Eng, Seoul Nat. Univ., Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008010401","display_name":"Deog\u2010Kyoon Jeong","orcid":"https://orcid.org/0000-0003-0436-703X"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Deog-Kyoon Jeong","raw_affiliation_strings":["School of Electrical Engineering, Seoul National University, Seoul, South Korea","Sch. of Electr. Eng, Seoul Nat. Univ., Seoul, South Korea"],"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering, Seoul National University, Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]},{"raw_affiliation_string":"Sch. of Electr. Eng, Seoul Nat. Univ., Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5049474875","display_name":"Taewhan Kim","orcid":"https://orcid.org/0000-0002-6114-3772"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Taewhan Kim","raw_affiliation_strings":["School of Electrical Engineering, Seoul National University, Seoul, South Korea","Sch. of Electr. Eng, Seoul Nat. Univ., Seoul, South Korea"],"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering, Seoul National University, Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]},{"raw_affiliation_string":"Sch. of Electr. Eng, Seoul Nat. Univ., Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5100777156"],"corresponding_institution_ids":["https://openalex.org/I139264467"],"apc_list":null,"apc_paid":null,"fwci":1.7945,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.85872278,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"19","issue":"3","first_page":"494","last_page":"498"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.7659790515899658},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6022249460220337},{"id":"https://openalex.org/keywords/sleep-mode","display_name":"Sleep mode","score":0.5776175260543823},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5535323619842529},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.539733350276947},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4221537709236145},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4176182150840759},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.39144593477249146},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.38198158144950867},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2572612762451172},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.24539834260940552},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19991716742515564},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1980358362197876}],"concepts":[{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.7659790515899658},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6022249460220337},{"id":"https://openalex.org/C57149124","wikidata":"https://www.wikidata.org/wiki/Q587346","display_name":"Sleep mode","level":4,"score":0.5776175260543823},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5535323619842529},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.539733350276947},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4221537709236145},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4176182150840759},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.39144593477249146},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.38198158144950867},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2572612762451172},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.24539834260940552},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19991716742515564},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1980358362197876},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2009.2033700","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2009.2033700","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8799999952316284,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1983067779","https://openalex.org/W2011024076","https://openalex.org/W2038501600","https://openalex.org/W2042151827","https://openalex.org/W2063747323","https://openalex.org/W2103079441","https://openalex.org/W2114621701","https://openalex.org/W2115403662","https://openalex.org/W2126416778","https://openalex.org/W2126693329","https://openalex.org/W2131060015","https://openalex.org/W2133075121","https://openalex.org/W2138499286","https://openalex.org/W2143372315","https://openalex.org/W2150619739","https://openalex.org/W2151477922","https://openalex.org/W2160457997","https://openalex.org/W2162051978","https://openalex.org/W4233553716","https://openalex.org/W4236524207","https://openalex.org/W4246982917","https://openalex.org/W4247881338","https://openalex.org/W4250504068","https://openalex.org/W6678797189"],"related_works":["https://openalex.org/W4239024842","https://openalex.org/W2109343975","https://openalex.org/W2021918087","https://openalex.org/W2324305405","https://openalex.org/W2139542266","https://openalex.org/W2046826624","https://openalex.org/W574669072","https://openalex.org/W2152889779","https://openalex.org/W2169578282","https://openalex.org/W2962853679"],"abstract_inverted_index":{"Power":[0],"gating":[1,29],"in":[2,22,131,138,158],"circuits":[3],"is":[4,168,174],"one":[5],"of":[6,27,52,95,101,112,153,189],"the":[7,23,33,40,49,66,69,75,82,92,99,104,110,122,127,144,162,178,201,204],"effective":[8],"technologies":[9],"to":[10,62,85,109,176,200],"allow":[11],"low":[12],"leakage":[13],"and":[14,48,64,90,116,134,185,192,194],"high":[15,38],"performance":[16,135],"operations.":[17],"The":[18],"key":[19],"design":[20,72],"considerations":[21],"power":[24,28,45],"mode":[25,87],"transitions":[26],"technology":[30],"are":[31],"minimizing":[32],"wakeup":[34,83,118,123,132,197],"delay":[35,124],"(for":[36,43,55],"achieving":[37],"performance),":[39],"peak":[41,128],"current":[42,77,129],"reducing":[44,56],"supply/ground":[46],"noise),":[47],"total":[50,93],"size":[51,94],"sleep":[53,96,190],"transistors":[54,191],"area/design":[57],"complexity).":[58],"This":[59],"work":[60],"aims":[61],"analyze":[63],"establish":[65],"relations":[67,102],"between":[68,103],"three":[70],"important":[71],"parameters:":[73],"1)":[74],"maximum":[76,156],"flowing":[78],"from/to":[79],"power/ground;":[80],"2)":[81],"(sleep":[84],"active":[86],"transition)":[88],"delay;":[89],"3)":[91],"transistors.":[97],"With":[98],"understanding":[100],"parameters,":[105],"we":[106,142],"propose":[107],"solution":[108],"problem":[111,145],"finding":[113,154,181],"logic":[114],"clusters":[115],"their":[117],"schedule":[119],"that":[120,170],"minimize":[121],"while":[125],"satisfying":[126],"constraint":[130,137],"time":[133],"loss":[136],"normal":[139],"operation.":[140],"Specifically,":[141],"solve":[143],"by":[146,203],"formulating":[147],"it":[148,167],"into":[149],"repeated":[150],"(incremental)":[151],"applications":[152],"a":[155,159],"clique":[157],"graph.":[160],"From":[161],"experiments":[163],"using":[164],"ISCAS":[165],"benchmarks,":[166],"shown":[169],"our":[171],"proposed":[172],"technique":[173],"able":[175],"explore":[177],"search":[179],"space,":[180],"solutions":[182],"with":[183],"71%":[184],"30%":[186],"reduced":[187,196],"sizes":[188],"39%":[193],"54%":[195],"delay,":[198],"compared":[199],"results":[202],"previous":[205],"work.":[206]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}