{"id":"https://openalex.org/W2151966987","doi":"https://doi.org/10.1109/tvlsi.2009.2033697","title":"Analytical Soft Error Models Accounting for Die-to-Die and Within-Die Variations in Sub-Threshold SRAM Cells","display_name":"Analytical Soft Error Models Accounting for Die-to-Die and Within-Die Variations in Sub-Threshold SRAM Cells","publication_year":2009,"publication_date":"2009-11-03","ids":{"openalex":"https://openalex.org/W2151966987","doi":"https://doi.org/10.1109/tvlsi.2009.2033697","mag":"2151966987"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2009.2033697","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2009.2033697","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5063929219","display_name":"Hassan Mostafa","orcid":"https://orcid.org/0000-0003-0043-5007"},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Hassan Mostafa","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, ONT, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, ONT, Canada","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112829693","display_name":"Mohab Anis","orcid":null},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Mohab H. Anis","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, ONT, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, ONT, Canada","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111829312","display_name":"M.I. Elmasry","orcid":null},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Mohamed Elmasry","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, ONT, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, ONT, Canada","institution_ids":["https://openalex.org/I151746483"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.2207,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.81972154,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"19","issue":"2","first_page":"182","last_page":"195"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.855393648147583},{"id":"https://openalex.org/keywords/soft-error","display_name":"Soft error","score":0.7352229952812195},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6532429456710815},{"id":"https://openalex.org/keywords/die","display_name":"Die (integrated circuit)","score":0.5454089045524597},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5313026905059814},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.4856463670730591},{"id":"https://openalex.org/keywords/monte-carlo-method","display_name":"Monte Carlo method","score":0.46127721667289734},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.38466402888298035},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3722156882286072},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.35930556058883667},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.34085023403167725},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.17414072155952454},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.13849487900733948}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.855393648147583},{"id":"https://openalex.org/C154474529","wikidata":"https://www.wikidata.org/wiki/Q1658917","display_name":"Soft error","level":2,"score":0.7352229952812195},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6532429456710815},{"id":"https://openalex.org/C111106434","wikidata":"https://www.wikidata.org/wiki/Q1072430","display_name":"Die (integrated circuit)","level":2,"score":0.5454089045524597},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5313026905059814},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.4856463670730591},{"id":"https://openalex.org/C19499675","wikidata":"https://www.wikidata.org/wiki/Q232207","display_name":"Monte Carlo method","level":2,"score":0.46127721667289734},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.38466402888298035},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3722156882286072},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.35930556058883667},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.34085023403167725},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.17414072155952454},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.13849487900733948},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2009.2033697","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2009.2033697","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.800000011920929,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":57,"referenced_works":["https://openalex.org/W413878220","https://openalex.org/W649475307","https://openalex.org/W1491082069","https://openalex.org/W1501443680","https://openalex.org/W1540206583","https://openalex.org/W1542800729","https://openalex.org/W1588171175","https://openalex.org/W1661368752","https://openalex.org/W1893212117","https://openalex.org/W2000372137","https://openalex.org/W2004236878","https://openalex.org/W2033443176","https://openalex.org/W2059941121","https://openalex.org/W2087114849","https://openalex.org/W2095776198","https://openalex.org/W2095913060","https://openalex.org/W2098274007","https://openalex.org/W2099320289","https://openalex.org/W2100192071","https://openalex.org/W2111701388","https://openalex.org/W2115150948","https://openalex.org/W2117648153","https://openalex.org/W2119795588","https://openalex.org/W2122747234","https://openalex.org/W2131581217","https://openalex.org/W2131833150","https://openalex.org/W2131862714","https://openalex.org/W2132621842","https://openalex.org/W2133877139","https://openalex.org/W2134490163","https://openalex.org/W2135880741","https://openalex.org/W2139681777","https://openalex.org/W2140219379","https://openalex.org/W2142358791","https://openalex.org/W2143676743","https://openalex.org/W2144289559","https://openalex.org/W2151829775","https://openalex.org/W2151923747","https://openalex.org/W2155051493","https://openalex.org/W2160155636","https://openalex.org/W2161549238","https://openalex.org/W2164201897","https://openalex.org/W2168525368","https://openalex.org/W2168703759","https://openalex.org/W2169213530","https://openalex.org/W2170039577","https://openalex.org/W2170335526","https://openalex.org/W2171998298","https://openalex.org/W2532574515","https://openalex.org/W2535854306","https://openalex.org/W3144245627","https://openalex.org/W4254168948","https://openalex.org/W4256652509","https://openalex.org/W6632468068","https://openalex.org/W6680708075","https://openalex.org/W6685646588","https://openalex.org/W6729219327"],"related_works":["https://openalex.org/W1500230652","https://openalex.org/W4290647047","https://openalex.org/W2363504003","https://openalex.org/W2066033226","https://openalex.org/W2548582980","https://openalex.org/W2620706469","https://openalex.org/W2052914698","https://openalex.org/W2612883256","https://openalex.org/W4386933833","https://openalex.org/W1030007664"],"abstract_inverted_index":{"Sub-threshold":[0],"SRAM":[1,20,65],"cells":[2,21],"are":[3,79,84],"attractive":[4],"because":[5],"of":[6,18,109,114],"their":[7,29],"low":[8,12,30],"leakage":[9],"power":[10],"and":[11,35,75],"access":[13],"energy.":[14],"However,":[15],"the":[16,39,63,107,110,115,123,132,145,158,163,179,184,194],"susceptibility":[17],"sub-threshold":[19,54,64,186],"to":[22,28,156,192],"soft":[23,118,172],"errors":[24],"is":[25,137],"high":[26,33],"due":[27],"supply":[31],"voltage,":[32],"density,":[34],"shrinking":[36],"geometry.":[37],"Moreover,":[38],"increase":[40],"in":[41,44,162],"statistical":[42],"variations":[43],"advanced":[45],"nanometer":[46],"CMOS":[47,96],"technologies":[48],"poses":[49],"a":[50,140],"major":[51],"challenge":[52],"for":[53,62,71,168],"circuits":[55],"designers.":[56],"In":[57,127,177],"this":[58],"paper,":[59],"analytical":[60],"models":[61,83,181],"critical":[66,124,134,159,196],"charge":[67,125,135,160,197],"variations,":[68,78],"which":[69],"account":[70],"both":[72],"die-to-die":[73],"(D2D)":[74],"within-die":[76],"(WID)":[77],"proposed.":[80],"The":[81],"derived":[82],"then":[85],"compared":[86],"with":[87,152,170],"Monte":[88],"Carlo":[89],"simulations":[90],"by":[91],"using":[92],"industrial":[93],"hardware-calibrated":[94],"65-nm":[95],"technology.":[97],"This":[98],"paper":[99],"also":[100],"provides":[101],"novel":[102],"design":[103,165],"insights":[104],"such":[105],"as":[106],"impact":[108],"coupling":[111],"capacitor,":[112],"one":[113],"most":[116],"common":[117],"error":[119,173],"mitigation":[120],"techniques,":[121],"on":[122],"variability.":[126,198],"addition,":[128],"it":[129],"demonstrates":[130],"that":[131,183],"relative":[133,195],"variability":[136,161],"minimum":[138],"at":[139],"certain":[141],"temperature":[142,153],"value.":[143],"Then,":[144],"circuit":[146],"designer":[147],"can":[148,189],"employ":[149],"these":[150],"results":[151],"control":[154],"techniques":[155],"minimize":[157,193],"early":[164],"cycles,":[166],"especially,":[167],"applications":[169],"strict":[171],"rate":[174],"(SER)":[175],"constraints.":[176],"Zaddition,":[178],"proposed":[180],"show":[182],"device":[185],"swing":[187],"coefficient":[188],"be":[190],"optimized":[191]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":3}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}