{"id":"https://openalex.org/W2110681214","doi":"https://doi.org/10.1109/tvlsi.2009.2029232","title":"The Effect of Multi-Bit Correlation on the Design of Field-Programmable Gate Array Routing Resources","display_name":"The Effect of Multi-Bit Correlation on the Design of Field-Programmable Gate Array Routing Resources","publication_year":2009,"publication_date":"2009-11-03","ids":{"openalex":"https://openalex.org/W2110681214","doi":"https://doi.org/10.1109/tvlsi.2009.2029232","mag":"2110681214"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2009.2029232","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2009.2029232","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5043188314","display_name":"Phoebe Ping Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I530967","display_name":"Toronto Metropolitan University","ror":"https://ror.org/05g13zd79","country_code":"CA","type":"education","lineage":["https://openalex.org/I530967"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Phoebe Ping Chen","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Ryerson University, Toronto, ONT, Canada","[Dept. of Electr. & Comput. Eng., Ryerson Univ., Toronto, ON, Canada]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Ryerson University, Toronto, ONT, Canada","institution_ids":["https://openalex.org/I530967"]},{"raw_affiliation_string":"[Dept. of Electr. & Comput. Eng., Ryerson Univ., Toronto, ON, Canada]","institution_ids":["https://openalex.org/I530967"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068830776","display_name":"Andy Ye","orcid":"https://orcid.org/0000-0002-2959-5736"},"institutions":[{"id":"https://openalex.org/I530967","display_name":"Toronto Metropolitan University","ror":"https://ror.org/05g13zd79","country_code":"CA","type":"education","lineage":["https://openalex.org/I530967"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Andy Ye","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Ryerson University, Toronto, ONT, Canada","[Dept. of Electr. & Comput. Eng., Ryerson Univ., Toronto, ON, Canada]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Ryerson University, Toronto, ONT, Canada","institution_ids":["https://openalex.org/I530967"]},{"raw_affiliation_string":"[Dept. of Electr. & Comput. Eng., Ryerson Univ., Toronto, ON, Canada]","institution_ids":["https://openalex.org/I530967"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5043188314"],"corresponding_institution_ids":["https://openalex.org/I530967"],"apc_list":null,"apc_paid":null,"fwci":0.5982,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.72050394,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"19","issue":"2","first_page":"283","last_page":"294"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.880142331123352},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7297771573066711},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6871098279953003},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6110762357711792},{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.5130707025527954},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.4451340138912201},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.43245142698287964},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3714338541030884},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3443312644958496},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.30087876319885254},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12981441617012024},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10293543338775635},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.07908588647842407}],"concepts":[{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.880142331123352},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7297771573066711},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6871098279953003},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6110762357711792},{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.5130707025527954},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.4451340138912201},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.43245142698287964},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3714338541030884},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3443312644958496},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.30087876319885254},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12981441617012024},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10293543338775635},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.07908588647842407},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2009.2029232","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2009.2029232","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1481821439","https://openalex.org/W1523051745","https://openalex.org/W1524957862","https://openalex.org/W1554938446","https://openalex.org/W1587217691","https://openalex.org/W1831088354","https://openalex.org/W1887556625","https://openalex.org/W1998449406","https://openalex.org/W2007049691","https://openalex.org/W2076729972","https://openalex.org/W2090068045","https://openalex.org/W2097950173","https://openalex.org/W2104449965","https://openalex.org/W2107701025","https://openalex.org/W2114514951","https://openalex.org/W2119061775","https://openalex.org/W2125990954","https://openalex.org/W2130227050","https://openalex.org/W2139637699","https://openalex.org/W2140956115","https://openalex.org/W2140998818","https://openalex.org/W2160474882","https://openalex.org/W2165099691","https://openalex.org/W2168225933","https://openalex.org/W4231725977","https://openalex.org/W6638688370","https://openalex.org/W6680692090"],"related_works":["https://openalex.org/W2113434540","https://openalex.org/W2154356865","https://openalex.org/W2140956115","https://openalex.org/W2110265185","https://openalex.org/W3146360095","https://openalex.org/W2058686619","https://openalex.org/W2534209688","https://openalex.org/W4230329051","https://openalex.org/W4231072303","https://openalex.org/W2109128256"],"abstract_inverted_index":{"As":[0],"the":[1,80,98,103,113,120,151,168,175,178,207,235,238],"logic":[2,62],"capacity":[3],"of":[4,29,52,83,154,171,196,210,237],"field-programmable":[5],"gate":[6],"arrays":[7],"(FPGAs)":[8],"increases,":[9],"they":[10],"are":[11,35,116],"being":[12],"increasingly":[13],"used":[14,101,148],"to":[15,37,47,73,123,149,258],"implement":[16],"large":[17,27,50],"arithmetic-intensive":[18],"applications.":[19],"Large":[20],"arithmetic":[21,158],"intensive":[22,159],"applications":[23,160],"often":[24,45],"contain":[25,133,193],"a":[26,49,61,64,68,134,140,194,253],"proportion":[28],"datapath":[30,33,96,190],"circuits.":[31],"Since":[32],"circuits":[34,44,191],"designed":[36],"process":[38],"multiple-bit-wide":[39,53,89],"data,":[40],"FPGAs":[41,155],"implementing":[42,157],"these":[43],"have":[46],"transport":[48],"amount":[51],"signals":[54],"from":[55],"one":[56],"computing":[57,121],"element":[58],"(such":[59],"as":[60],"block,":[63,66],"DSP":[65],"or":[67],"multi-bit":[69,129,143,179,197,215,240,246,267],"addressable":[70],"memory":[71,173,202,230],"cell)":[72],"another.":[74],"In":[75],"this":[76],"work,":[77],"we":[78],"investigate":[79],"area":[81,153,187,208],"efficiency":[82,188,209],"FPGA":[84],"routing":[85,105,110,114,152,211],"resources":[86,212],"for":[87,95,118,156,213,223,262],"transporting":[88,214,224,263],"signals.":[90,226,268],"It":[91,163],"is":[92,164],"shown":[93,166],"that,":[94],"circuits,":[97],"switch":[99],"patterns":[100,181],"by":[102,161],"conventional":[104],"architecture,":[106],"which":[107,132],"uniformly":[108],"distribute":[109],"switches":[111,176,251],"across":[112],"tracks,":[115],"inefficient":[117],"connecting":[119],"elements":[122],"their":[124,186,221],"tracks.":[125],"The":[126],"more":[127],"efficient":[128],"aware":[130,180,241,247],"patterns,":[131],"densely":[135],"populated":[136,142],"single-bit":[137,199,225,249,265],"region":[138,255],"and":[139,198,248,266],"sparsely":[141],"region,":[144],"can":[145,204,232],"be":[146],"effectively":[147],"reduce":[150,234],"6%-10%.":[162],"also":[165,218],"that":[167,243],"further":[169],"sharing":[170,203,231],"configuration":[172,201,229],"among":[174],"within":[177,252],"does":[182],"not":[183],"significantly":[184,219,233],"increase":[185,206,259],"since":[189],"typically":[192],"mixture":[195],"signals-while":[200],"substantially":[205],"signals,":[216],"it":[217],"reduces":[220],"ability":[222,261],"More":[227],"importantly,":[228],"effectiveness":[236],"enhanced":[239],"patterns-patterns":[242],"incorporate":[244],"both":[245,264],"oriented":[250],"single":[254],"in":[256],"order":[257],"its":[260]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}