{"id":"https://openalex.org/W2089743560","doi":"https://doi.org/10.1109/tvlsi.2009.2028429","title":"Location Cache Design and Performance Analysis for Chip Multiprocessors","display_name":"Location Cache Design and Performance Analysis for Chip Multiprocessors","publication_year":2009,"publication_date":"2009-10-13","ids":{"openalex":"https://openalex.org/W2089743560","doi":"https://doi.org/10.1109/tvlsi.2009.2028429","mag":"2089743560"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2009.2028429","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2009.2028429","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://etd.ohiolink.edu/acprod/odb_etd/ws/send_file/send?accession=ucin1217472041&disposition=inline","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5076637741","display_name":"Jason Nemeth","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Jason Nemeth","raw_affiliation_strings":["Cincinnati, OH, USA","L-3, Cincinnati, OH, USA"],"affiliations":[{"raw_affiliation_string":"Cincinnati, OH, USA","institution_ids":[]},{"raw_affiliation_string":"L-3, Cincinnati, OH, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101815334","display_name":"Rui Min","orcid":"https://orcid.org/0000-0003-3784-6467"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Rui Min","raw_affiliation_strings":["Ask.com, Edison, NJ, USA"],"affiliations":[{"raw_affiliation_string":"Ask.com, Edison, NJ, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110090558","display_name":"Wen-Ben Jone","orcid":null},"institutions":[{"id":"https://openalex.org/I63135867","display_name":"University of Cincinnati","ror":"https://ror.org/01e3m7079","country_code":"US","type":"education","lineage":["https://openalex.org/I63135867"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wen-Ben Jone","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Cincinnati, Cincinnati, OH, USA","Dept. of Electr. & Comput. Eng., Univ. of Cincinnati, Cincinnati, OH, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Cincinnati, Cincinnati, OH, USA","institution_ids":["https://openalex.org/I63135867"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Univ. of Cincinnati, Cincinnati, OH, USA","institution_ids":["https://openalex.org/I63135867"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5034686090","display_name":"Yiming Hu","orcid":"https://orcid.org/0000-0002-0988-1030"},"institutions":[{"id":"https://openalex.org/I63135867","display_name":"University of Cincinnati","ror":"https://ror.org/01e3m7079","country_code":"US","type":"education","lineage":["https://openalex.org/I63135867"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yiming Hu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Cincinnati, Cincinnati, OH, USA","Dept. of Electr. & Comput. Eng., Univ. of Cincinnati, Cincinnati, OH, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Cincinnati, Cincinnati, OH, USA","institution_ids":["https://openalex.org/I63135867"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Univ. of Cincinnati, Cincinnati, OH, USA","institution_ids":["https://openalex.org/I63135867"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5076637741"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2678,"has_fulltext":true,"cited_by_count":6,"citation_normalized_percentile":{"value":0.57600984,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"19","issue":"1","first_page":"104","last_page":"117"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.7979843616485596},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7915072441101074},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6597580313682556},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.626177966594696},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5754148960113525},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.5373700261116028},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4757615923881531},{"id":"https://openalex.org/keywords/bus-sniffing","display_name":"Bus sniffing","score":0.47570356726646423},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.44890326261520386},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.4349677562713623},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.43016183376312256},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.42822521924972534},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4140344262123108},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.39197903871536255}],"concepts":[{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7979843616485596},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7915072441101074},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6597580313682556},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.626177966594696},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5754148960113525},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.5373700261116028},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4757615923881531},{"id":"https://openalex.org/C51185590","wikidata":"https://www.wikidata.org/wiki/Q1017228","display_name":"Bus sniffing","level":5,"score":0.47570356726646423},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.44890326261520386},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.4349677562713623},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.43016183376312256},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.42822521924972534},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4140344262123108},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.39197903871536255},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2009.2028429","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2009.2028429","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:etd.ohiolink.edu:ucin1217472041","is_oa":true,"landing_page_url":"http://rave.ohiolink.edu/etdc/view?acc_num=ucin1217472041","pdf_url":"https://etd.ohiolink.edu/acprod/odb_etd/ws/send_file/send?accession=ucin1217472041&disposition=inline","source":{"id":"https://openalex.org/S4377196344","display_name":"OhioLink ETD Center (Ohio Library and Information Network)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210155183","host_organization_name":"Ohio Library and Information Network","host_organization_lineage":["https://openalex.org/I4210155183"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://rave.ohiolink.edu/etdc/view?acc_num=ucin1217472041","raw_type":"text"}],"best_oa_location":{"id":"pmh:oai:etd.ohiolink.edu:ucin1217472041","is_oa":true,"landing_page_url":"http://rave.ohiolink.edu/etdc/view?acc_num=ucin1217472041","pdf_url":"https://etd.ohiolink.edu/acprod/odb_etd/ws/send_file/send?accession=ucin1217472041&disposition=inline","source":{"id":"https://openalex.org/S4377196344","display_name":"OhioLink ETD Center (Ohio Library and Information Network)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210155183","host_organization_name":"Ohio Library and Information Network","host_organization_lineage":["https://openalex.org/I4210155183"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://rave.ohiolink.edu/etdc/view?acc_num=ucin1217472041","raw_type":"text"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8600000143051147}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320321883","display_name":"Huazhong University of Science and Technology","ror":"https://ror.org/00p991c53"}],"has_content":{"grobid_xml":false,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2089743560.pdf"},"referenced_works_count":34,"referenced_works":["https://openalex.org/W1485331404","https://openalex.org/W1492601037","https://openalex.org/W1555915743","https://openalex.org/W1970454100","https://openalex.org/W1996086722","https://openalex.org/W2030921895","https://openalex.org/W2036579931","https://openalex.org/W2057442132","https://openalex.org/W2077471685","https://openalex.org/W2098560702","https://openalex.org/W2101069312","https://openalex.org/W2103555549","https://openalex.org/W2114386333","https://openalex.org/W2120635877","https://openalex.org/W2125357468","https://openalex.org/W2126357937","https://openalex.org/W2131054871","https://openalex.org/W2134131177","https://openalex.org/W2135885084","https://openalex.org/W2140219379","https://openalex.org/W2145021036","https://openalex.org/W2149982950","https://openalex.org/W2155396321","https://openalex.org/W2788962374","https://openalex.org/W4235106764","https://openalex.org/W4238549726","https://openalex.org/W4240802357","https://openalex.org/W4241277933","https://openalex.org/W4248310916","https://openalex.org/W4256652509","https://openalex.org/W6642911630","https://openalex.org/W6664549132","https://openalex.org/W6669781304","https://openalex.org/W6678665702"],"related_works":["https://openalex.org/W1571368810","https://openalex.org/W2379400621","https://openalex.org/W2073111925","https://openalex.org/W3048741691","https://openalex.org/W2109631284","https://openalex.org/W1579918296","https://openalex.org/W2625311928","https://openalex.org/W1988625252","https://openalex.org/W2082811012","https://openalex.org/W2991191277"],"abstract_inverted_index":{"Recent":[0],"research":[1],"at":[2],"Intel":[3],"suggests":[4],"that":[5,145,167],"chips":[6],"with":[7,72],"hundreds":[8],"of":[9,21,28,47,61,83,105,120,130,148,156,161],"processor":[10],"cores":[11,22],"are":[12],"possible":[13],"in":[14,70,90,114,151],"the":[15,19,26,29,48,59,78,106,121,128,135,146],"not-so-distant":[16],"future.":[17],"As":[18],"number":[20],"grows,":[23],"so":[24],"does":[25],"size":[27],"cache":[30,63,122],"systems":[31,69,153,166],"required":[32],"to":[33,36,42,64],"allow":[34],"them":[35],"operate":[37],"efficiently.":[38],"Caches":[39],"have":[40],"grown":[41],"consume":[43],"a":[44,52,115,158],"significant":[45,159],"percentage":[46],"power":[49,95,107,162],"utilized":[50],"by":[51,110,126],"processor.":[53],"In":[54,97],"this":[55,98],"research,":[56],"we":[57,100],"extend":[58],"concept":[60],"location":[62,112,149,169],"support":[65],"chip":[66],"multiprocessors":[67],"(CMPs)":[68],"combination":[71,82],"low-power":[73],"L2":[74],"caches":[75,113,150],"based":[76],"upon":[77],"gated-ground":[79],"technique.":[80],"The":[81,118],"these":[84],"two":[85],"techniques":[86],"allows":[87],"for":[88],"reductions":[89],"both":[91],"dynamic":[92],"and":[93,132,137],"leakage":[94],"consumption.":[96],"paper,":[99],"will":[101],"present":[102],"an":[103],"analysis":[104],"savings":[108],"provided":[109],"utilizing":[111],"CMP":[116,152,165],"system.":[117],"performance":[119],"system":[123],"is":[124,154],"evaluated":[125],"extending":[127],"capability":[129],"CACTI":[131],"Simics":[133],"using":[134],"SPLASH-2":[136],"ALPBench":[138],"benchmark":[139],"suites.":[140],"These":[141],"simulation":[142],"results":[143],"demonstrate":[144],"utilization":[147],"capable":[155],"saving":[157],"amount":[160],"over":[163],"equivalent":[164],"lack":[168],"caches.":[170]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}