{"id":"https://openalex.org/W2021452258","doi":"https://doi.org/10.1109/tvlsi.2009.2027567","title":"Variable Input Delay CMOS Logic for Low Power Design","display_name":"Variable Input Delay CMOS Logic for Low Power Design","publication_year":2009,"publication_date":"2009-08-21","ids":{"openalex":"https://openalex.org/W2021452258","doi":"https://doi.org/10.1109/tvlsi.2009.2027567","mag":"2021452258"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2009.2027567","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2009.2027567","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108746583","display_name":"T. Raja","orcid":null},"institutions":[{"id":"https://openalex.org/I1304085615","display_name":"Nvidia (United Kingdom)","ror":"https://ror.org/02kr42612","country_code":"GB","type":"company","lineage":["https://openalex.org/I1304085615","https://openalex.org/I4210127875"]},{"id":"https://openalex.org/I4210127875","display_name":"Nvidia (United States)","ror":"https://ror.org/03jdj4y14","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127875"]}],"countries":["GB","US"],"is_corresponding":false,"raw_author_name":"T. Raja","raw_affiliation_strings":["NVIDIA Corporation, Santa Clara, CA, USA","[Nvidia Corporation, Santa Clara, CA, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NVIDIA Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I4210127875"]},{"raw_affiliation_string":"[Nvidia Corporation, Santa Clara, CA, USA]","institution_ids":["https://openalex.org/I1304085615"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084081268","display_name":"Vishwani D. Agrawal","orcid":"https://orcid.org/0000-0002-7121-5979"},"institutions":[{"id":"https://openalex.org/I102322142","display_name":"Rutgers, The State University of New Jersey","ror":"https://ror.org/05vt9qd57","country_code":"US","type":"education","lineage":["https://openalex.org/I102322142"]},{"id":"https://openalex.org/I82497590","display_name":"Auburn University","ror":"https://ror.org/02v80fc35","country_code":"US","type":"education","lineage":["https://openalex.org/I82497590"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"V.D. Agrawal","raw_affiliation_strings":["Department of Electrical and Computer Engineering ECE, Rutgers University, Auburn, AL, USA","Dept. of Electr. & Comput. Eng. (ECE), Auburn Univ., Auburn, AL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering ECE, Rutgers University, Auburn, AL, USA","institution_ids":["https://openalex.org/I102322142","https://openalex.org/I82497590"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng. (ECE), Auburn Univ., Auburn, AL, USA","institution_ids":["https://openalex.org/I82497590"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020404037","display_name":"M.L. Bushnell","orcid":null},"institutions":[{"id":"https://openalex.org/I102322142","display_name":"Rutgers, The State University of New Jersey","ror":"https://ror.org/05vt9qd57","country_code":"US","type":"education","lineage":["https://openalex.org/I102322142"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M.L. Bushnell","raw_affiliation_strings":["Department of Electrical and Computer Engineering ECE, Rutgers University, Piscataway, NJ, USA","Dept. of Electr. & Comput. Eng. (ECE), Rutgers Univ., Piscataway, NJ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering ECE, Rutgers University, Piscataway, NJ, USA","institution_ids":["https://openalex.org/I102322142"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng. (ECE), Rutgers Univ., Piscataway, NJ, USA","institution_ids":["https://openalex.org/I102322142"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.6395,"has_fulltext":false,"cited_by_count":30,"citation_normalized_percentile":{"value":0.89266225,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"17","issue":"10","first_page":"1534","last_page":"1545"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.793038010597229},{"id":"https://openalex.org/keywords/glitch","display_name":"Glitch","score":0.6887264847755432},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.6320931911468506},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.6041979789733887},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.588860273361206},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5846118927001953},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5390232801437378},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.5180602073669434},{"id":"https://openalex.org/keywords/gate-equivalent","display_name":"Gate equivalent","score":0.4480295479297638},{"id":"https://openalex.org/keywords/and-or-invert","display_name":"AND-OR-Invert","score":0.4449448883533478},{"id":"https://openalex.org/keywords/dynamic-demand","display_name":"Dynamic demand","score":0.4329940974712372},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.42273271083831787},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.4217260181903839},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.40994518995285034},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3945647180080414},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.38924089074134827},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.3186070919036865},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.3175537884235382},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2847224473953247},{"id":"https://openalex.org/keywords/gate-oxide","display_name":"Gate oxide","score":0.2621050179004669},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.25337648391723633},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.14097440242767334},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.08271577954292297}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.793038010597229},{"id":"https://openalex.org/C191287063","wikidata":"https://www.wikidata.org/wiki/Q543281","display_name":"Glitch","level":3,"score":0.6887264847755432},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.6320931911468506},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.6041979789733887},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.588860273361206},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5846118927001953},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5390232801437378},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.5180602073669434},{"id":"https://openalex.org/C60697091","wikidata":"https://www.wikidata.org/wiki/Q5527009","display_name":"Gate equivalent","level":5,"score":0.4480295479297638},{"id":"https://openalex.org/C130126468","wikidata":"https://www.wikidata.org/wiki/Q4652943","display_name":"AND-OR-Invert","level":5,"score":0.4449448883533478},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.4329940974712372},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.42273271083831787},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.4217260181903839},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.40994518995285034},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3945647180080414},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.38924089074134827},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.3186070919036865},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3175537884235382},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2847224473953247},{"id":"https://openalex.org/C2361726","wikidata":"https://www.wikidata.org/wiki/Q5527031","display_name":"Gate oxide","level":4,"score":0.2621050179004669},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.25337648391723633},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.14097440242767334},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.08271577954292297},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":5,"locations":[{"id":"doi:10.1109/tvlsi.2009.2027567","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2009.2027567","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.132.713","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.132.713","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eng.auburn.edu/~vagrawal/TALKS/vd05_tez.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.146.3756","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.146.3756","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eng.auburn.edu/~vagrawal/TALKS/prep.ps","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.159.7448","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.159.7448","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eng.auburn.edu/~vagrawal/TALKS/TVLSI_LP_Oct09.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.94.9867","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.94.9867","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eng.auburn.edu/~vagrawal/TALKS/tvlsi_revised.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8799999952316284,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":52,"referenced_works":["https://openalex.org/W61749477","https://openalex.org/W156881855","https://openalex.org/W159123488","https://openalex.org/W173956002","https://openalex.org/W1138323172","https://openalex.org/W1501277859","https://openalex.org/W1518236483","https://openalex.org/W1533299367","https://openalex.org/W1539883310","https://openalex.org/W1543643719","https://openalex.org/W1546410531","https://openalex.org/W1557154615","https://openalex.org/W1558050744","https://openalex.org/W1595368737","https://openalex.org/W1605013015","https://openalex.org/W1633471522","https://openalex.org/W1835582754","https://openalex.org/W1870080222","https://openalex.org/W1970285553","https://openalex.org/W1984588379","https://openalex.org/W2003495098","https://openalex.org/W2059226036","https://openalex.org/W2061480240","https://openalex.org/W2070958209","https://openalex.org/W2094776163","https://openalex.org/W2109184501","https://openalex.org/W2112799701","https://openalex.org/W2115028095","https://openalex.org/W2118946420","https://openalex.org/W2128306262","https://openalex.org/W2128549940","https://openalex.org/W2134798557","https://openalex.org/W2137976184","https://openalex.org/W2138977277","https://openalex.org/W2139344695","https://openalex.org/W2143093341","https://openalex.org/W2149661268","https://openalex.org/W2150435684","https://openalex.org/W2152901624","https://openalex.org/W2161828911","https://openalex.org/W2162211138","https://openalex.org/W2166243422","https://openalex.org/W2174953611","https://openalex.org/W2807835393","https://openalex.org/W3103339143","https://openalex.org/W3145549963","https://openalex.org/W4241854578","https://openalex.org/W4241987548","https://openalex.org/W4242685804","https://openalex.org/W6602489599","https://openalex.org/W6607037695","https://openalex.org/W6752257347"],"related_works":["https://openalex.org/W3015599398","https://openalex.org/W2034656493","https://openalex.org/W2188730438","https://openalex.org/W2114232017","https://openalex.org/W2769457990","https://openalex.org/W2150435684","https://openalex.org/W4252985704","https://openalex.org/W2154352666","https://openalex.org/W2529692069","https://openalex.org/W2117058879"],"abstract_inverted_index":{"We":[0,42],"propose":[1],"a":[2,39,54,65,84],"new":[3],"complementary":[4],"metal-oxide":[5],"semiconductor":[6],"(CMOS)":[7],"gate":[8],"design":[9,106],"that":[10,100],"has":[11],"different":[12],"delays":[13,24,119],"along":[14],"various":[15],"input":[16,49,153],"to":[17,69,132],"output":[18],"paths":[19],"within":[20],"the":[21,36,44,47,70,76,115,126,134,151,158],"gate.":[22,41],"The":[23,111,148],"are":[25],"accomplished":[26],"by":[27],"inserting":[28],"selectively":[29],"sized":[30],"ldquopermanently":[31],"onrdquo":[32],"series":[33],"transistors":[34],"at":[35],"inputs":[37],"of":[38,46,61,87,142,150,161],"logic":[40],"demonstrate":[43],"use":[45,149],"variable":[48,152],"delay":[50,128,143,154,162],"CMOS":[51,109],"gates":[52,77,139,155],"for":[53,101],"totally":[55],"glitch-free":[56],"minimum":[57],"dynamic":[58],"power":[59,85,94,105],"implementations":[60],"digital":[62],"circuits.":[63],"Applying":[64],"linear":[66],"programming":[67],"method":[68],"c7552":[71],"benchmark":[72],"circuit":[73],"and":[74],"using":[75,107],"described":[78],"in":[79],"this":[80],"paper,":[81],"we":[82],"obtained":[83],"saving":[86],"58%":[88],"over":[89],"an":[90,102],"unoptimized":[91,123],"design.":[92],"This":[93],"consumption":[95],"was":[96,129],"18%":[97],"lower":[98],"than":[99],"alternative":[103],"low":[104],"conventional":[108,138],"gates.":[110],"optimized":[112],"circuits":[113],"had":[114],"same":[116],"critical":[117],"path":[118],"as":[120],"their":[121],"original":[122],"versions.":[124],"Since":[125],"overall":[127],"not":[130],"allowed":[131],"increase,":[133],"glitch":[135],"elimination":[136],"with":[137],"required":[140,159],"insertion":[141],"buffers":[144],"on":[145],"noncritical":[146],"paths.":[147],"drastically":[156],"reduced":[157],"number":[160],"buffers.":[163]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":3},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":6}],"updated_date":"2026-07-22T07:51:19.307946","created_date":"2025-10-10T00:00:00"}