{"id":"https://openalex.org/W2117211406","doi":"https://doi.org/10.1109/tvlsi.2009.2026048","title":"SRAM Leakage Reduction by Row/Column Redundancy Under Random Within-Die Delay Variation","display_name":"SRAM Leakage Reduction by Row/Column Redundancy Under Random Within-Die Delay Variation","publication_year":2009,"publication_date":"2009-09-24","ids":{"openalex":"https://openalex.org/W2117211406","doi":"https://doi.org/10.1109/tvlsi.2009.2026048","mag":"2117211406"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2009.2026048","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2009.2026048","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5045308844","display_name":"Maziar Goudarzi","orcid":"https://orcid.org/0000-0002-1272-4589"},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Maziar Goudarzi","raw_affiliation_strings":["Computer Engineering Department, Sharif University of Technology, Tehran, Iran","Computer Engineering Department, Sharif University of Technology, Tehran,                        Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Engineering Department, Sharif University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]},{"raw_affiliation_string":"Computer Engineering Department, Sharif University of Technology, Tehran,                        Iran","institution_ids":["https://openalex.org/I133529467"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5022726556","display_name":"Tohru Ishihara","orcid":"https://orcid.org/0000-0002-1650-9958"},"institutions":[{"id":"https://openalex.org/I135598925","display_name":"Kyushu University","ror":"https://ror.org/00p4k0j84","country_code":"JP","type":"education","lineage":["https://openalex.org/I135598925"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Tohru Ishihara","raw_affiliation_strings":["System LSI Research Center, Kyushu University, Fukuoka, Japan","Syst. LSI Res. Center, Kyushu Univ., Fukuoka, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"System LSI Research Center, Kyushu University, Fukuoka, Japan","institution_ids":["https://openalex.org/I135598925"]},{"raw_affiliation_string":"Syst. LSI Res. Center, Kyushu Univ., Fukuoka, Japan","institution_ids":["https://openalex.org/I135598925"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.3795,"has_fulltext":false,"cited_by_count":22,"citation_normalized_percentile":{"value":0.88637606,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"18","issue":"12","first_page":"1660","last_page":"1671"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.8686931133270264},{"id":"https://openalex.org/keywords/spare-part","display_name":"Spare part","score":0.5872814655303955},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.4498436450958252},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.44960784912109375},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.4477255642414093},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.43296459317207336},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.43053731322288513},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4278542399406433},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3942369520664215},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3454642593860626},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.30753064155578613},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.23667678236961365},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.21826505661010742},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2135036587715149},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.17816445231437683},{"id":"https://openalex.org/keywords/combinatorics","display_name":"Combinatorics","score":0.13162493705749512}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.8686931133270264},{"id":"https://openalex.org/C194648553","wikidata":"https://www.wikidata.org/wiki/Q1364774","display_name":"Spare part","level":2,"score":0.5872814655303955},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.4498436450958252},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.44960784912109375},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.4477255642414093},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.43296459317207336},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.43053731322288513},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4278542399406433},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3942369520664215},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3454642593860626},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.30753064155578613},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.23667678236961365},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.21826505661010742},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2135036587715149},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.17816445231437683},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.13162493705749512},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2009.2026048","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2009.2026048","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8600000143051147,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":39,"referenced_works":["https://openalex.org/W39641061","https://openalex.org/W83319941","https://openalex.org/W1518236483","https://openalex.org/W1536696925","https://openalex.org/W1604688286","https://openalex.org/W1702767802","https://openalex.org/W2000457170","https://openalex.org/W2077874318","https://openalex.org/W2101308451","https://openalex.org/W2103892996","https://openalex.org/W2104509890","https://openalex.org/W2110999128","https://openalex.org/W2112265133","https://openalex.org/W2112323075","https://openalex.org/W2126357937","https://openalex.org/W2131054871","https://openalex.org/W2134822007","https://openalex.org/W2135163821","https://openalex.org/W2139340565","https://openalex.org/W2141682861","https://openalex.org/W2146018705","https://openalex.org/W2150526221","https://openalex.org/W2150949306","https://openalex.org/W2150984383","https://openalex.org/W2165126103","https://openalex.org/W2167984158","https://openalex.org/W2168101540","https://openalex.org/W2170874491","https://openalex.org/W2174102096","https://openalex.org/W3141479469","https://openalex.org/W4235106764","https://openalex.org/W4242760028","https://openalex.org/W4248310916","https://openalex.org/W4253202538","https://openalex.org/W4253687091","https://openalex.org/W6636044483","https://openalex.org/W6675633877","https://openalex.org/W6682280544","https://openalex.org/W6830300290"],"related_works":["https://openalex.org/W2376859990","https://openalex.org/W2381161177","https://openalex.org/W2912704652","https://openalex.org/W2319226115","https://openalex.org/W830772239","https://openalex.org/W2366601680","https://openalex.org/W2970750595","https://openalex.org/W2392193501","https://openalex.org/W4295074292","https://openalex.org/W2344117897"],"abstract_inverted_index":{"Share":[0],"of":[1,7,39,58,69,98,104,116,119,164],"leakage":[2,126],"in":[3,134,155,161],"total":[4],"power":[5],"consumption":[6],"static":[8],"RAM":[9],"(SRAM)":[10],"memories":[11],"is":[12],"increasing":[13],"with":[14,113],"technology":[15,138],"scaling.":[16],"Reverse":[17],"body":[18,87],"biasing":[19,88],"increases":[20,31],"threshold":[21],"voltage":[22],"(Vth),":[23],"which":[24],"exponentially":[25],"reduces":[26],"subthreshold":[27],"leakage,":[28],"but":[29],"it":[30],"SRAM":[32,41,64,106,149],"access":[33],"delay.":[34],"Traditionally,":[35],"when":[36],"all":[37],"cells":[38,59,71,99],"an":[40,147],"block":[42],"used":[43],"to":[44,110,132,146],"have":[45],"almost":[46],"the":[47,55,76,80,85,90,101,105,125,162],"same":[48],"delay,":[49,156],"within-die":[50],"variations":[51],"are":[52,72],"increasingly":[53],"widening":[54],"delay":[56,77,92,103,168],"distribution":[57],"even":[60],"within":[61],"a":[62,95,135,152],"single":[63],"block,":[65],"and":[66,89,159],"hence,":[67],"most":[68],"these":[70],"substantially":[73],"faster":[74],"than":[75,142],"set":[78],"for":[79,151],"entire":[81],"block.":[82],"Consequently,":[83],"after":[84],"reverse":[86],"resulting":[91],"rise,":[93],"only":[94],"small":[96],"number":[97,115],"violate":[100],"original":[102],"block;":[107],"we":[108],"propose":[109],"replace":[111],"them":[112],"sufficient":[114],"spare":[117,144],"rows/columns":[118],"SRAM.":[120],"Our":[121],"experiments":[122],"show":[123],"that":[124],"can":[127],"be":[128],"reduced":[129],"by":[130,139],"up":[131],"40%":[133],"90-nm":[136],"predictive":[137],"adding":[140],"less":[141],"ten":[143],"columns":[145],"8-kB":[148],"array":[150],"negligible":[153],"penalty":[154],"dynamic":[157],"power,":[158],"area":[160],"presence":[163],"3%":[165],"uncorrelated":[166],"random":[167],"variation.":[169]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":4},{"year":2012,"cited_by_count":7}],"updated_date":"2026-07-29T09:40:50.615796","created_date":"2025-10-10T00:00:00"}