{"id":"https://openalex.org/W2098557027","doi":"https://doi.org/10.1109/tvlsi.2009.2025883","title":"Properties of Digital Switching Currents in Fully CMOS Combinational Logic","display_name":"Properties of Digital Switching Currents in Fully CMOS Combinational Logic","publication_year":2009,"publication_date":"2009-09-24","ids":{"openalex":"https://openalex.org/W2098557027","doi":"https://doi.org/10.1109/tvlsi.2009.2025883","mag":"2098557027"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2009.2025883","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2009.2025883","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078774342","display_name":"Giorgio Boselli","orcid":null},"institutions":[{"id":"https://openalex.org/I1323252656","display_name":"Information Technology University","ror":"https://ror.org/00ngv8j44","country_code":"PK","type":"education","lineage":["https://openalex.org/I1323252656"]},{"id":"https://openalex.org/I189158943","display_name":"University of Milan","ror":"https://ror.org/00wjc7c48","country_code":"IT","type":"education","lineage":["https://openalex.org/I189158943"]}],"countries":["IT","PK"],"is_corresponding":false,"raw_author_name":"Giorgio Boselli","raw_affiliation_strings":["Department of Information Technologies, Universit\u00e0 degli Studi di Milano, Crema, Italy","Dept. of Inf. Technol., Univ. degli Studi di Milano, Crema, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Information Technologies, Universit\u00e0 degli Studi di Milano, Crema, Italy","institution_ids":["https://openalex.org/I189158943"]},{"raw_affiliation_string":"Dept. of Inf. Technol., Univ. degli Studi di Milano, Crema, Italy","institution_ids":["https://openalex.org/I1323252656"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047355764","display_name":"Gabriella Trucco","orcid":"https://orcid.org/0000-0002-5904-0969"},"institutions":[{"id":"https://openalex.org/I1323252656","display_name":"Information Technology University","ror":"https://ror.org/00ngv8j44","country_code":"PK","type":"education","lineage":["https://openalex.org/I1323252656"]},{"id":"https://openalex.org/I189158943","display_name":"University of Milan","ror":"https://ror.org/00wjc7c48","country_code":"IT","type":"education","lineage":["https://openalex.org/I189158943"]}],"countries":["IT","PK"],"is_corresponding":false,"raw_author_name":"Gabriella Trucco","raw_affiliation_strings":["Department of Information Technologies, Universit\u00e0 degli Studi di Milano, Crema, Italy","Dept. of Inf. Technol., Univ. degli Studi di Milano, Crema, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Information Technologies, Universit\u00e0 degli Studi di Milano, Crema, Italy","institution_ids":["https://openalex.org/I189158943"]},{"raw_affiliation_string":"Dept. of Inf. Technol., Univ. degli Studi di Milano, Crema, Italy","institution_ids":["https://openalex.org/I1323252656"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5104437581","display_name":"Valentino Liberali","orcid":"https://orcid.org/0000-0003-1333-6876"},"institutions":[{"id":"https://openalex.org/I1323252656","display_name":"Information Technology University","ror":"https://ror.org/00ngv8j44","country_code":"PK","type":"education","lineage":["https://openalex.org/I1323252656"]},{"id":"https://openalex.org/I189158943","display_name":"University of Milan","ror":"https://ror.org/00wjc7c48","country_code":"IT","type":"education","lineage":["https://openalex.org/I189158943"]}],"countries":["IT","PK"],"is_corresponding":false,"raw_author_name":"Valentino Liberali","raw_affiliation_strings":["Department of Information Technologies, Universit\u00e0 degli Studi di Milano, Crema, Italy","Dept. of Inf. Technol., Univ. degli Studi di Milano, Crema, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Information Technologies, Universit\u00e0 degli Studi di Milano, Crema, Italy","institution_ids":["https://openalex.org/I189158943"]},{"raw_affiliation_string":"Dept. of Inf. Technol., Univ. degli Studi di Milano, Crema, Italy","institution_ids":["https://openalex.org/I1323252656"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.2011,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.80748538,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"18","issue":"12","first_page":"1625","last_page":"1638"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.698800802230835},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6885522603988647},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.6298297643661499},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6091575026512146},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.5447297096252441},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5352659225463867},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.49009740352630615},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.4781152606010437},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.46461522579193115},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.45523858070373535},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3754788041114807},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.34828031063079834},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2810331881046295},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2671913206577301},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.18625777959823608},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.10891395807266235}],"concepts":[{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.698800802230835},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6885522603988647},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.6298297643661499},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6091575026512146},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.5447297096252441},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5352659225463867},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.49009740352630615},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.4781152606010437},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.46461522579193115},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.45523858070373535},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3754788041114807},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.34828031063079834},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2810331881046295},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2671913206577301},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.18625777959823608},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.10891395807266235},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2009.2025883","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2009.2025883","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7799999713897705,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1564201208","https://openalex.org/W1564432903","https://openalex.org/W1606206944","https://openalex.org/W1667165204","https://openalex.org/W1966430082","https://openalex.org/W1992580876","https://openalex.org/W1994727380","https://openalex.org/W2011342051","https://openalex.org/W2045129218","https://openalex.org/W2072627139","https://openalex.org/W2100557037","https://openalex.org/W2107709434","https://openalex.org/W2124266073","https://openalex.org/W2128804529","https://openalex.org/W2137275740","https://openalex.org/W2144238004","https://openalex.org/W2152171117","https://openalex.org/W2158297176","https://openalex.org/W2163294767","https://openalex.org/W2565378567","https://openalex.org/W6682263884"],"related_works":["https://openalex.org/W2069145203","https://openalex.org/W1702800398","https://openalex.org/W2085176210","https://openalex.org/W2106889348","https://openalex.org/W2083793411","https://openalex.org/W2135500595","https://openalex.org/W2543766998","https://openalex.org/W1621928919","https://openalex.org/W573124066","https://openalex.org/W1828408332"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3,70,97],"present":[4],"a":[5,21,32,36,55,61,66],"model":[6,72,119],"to":[7,15],"derive":[8],"statistical":[9],"properties":[10],"of":[11,18,28,51,94,108],"digital":[12,33,59,73,95],"noise":[13,79],"due":[14],"logic":[16,29,52,68],"transitions":[17],"gates":[19,30],"in":[20,31,54],"fully":[22],"CMOS":[23],"combinational":[24,67],"circuit.":[25],"Switching":[26],"activity":[27],"system":[34],"is":[35],"deterministic":[37],"process,":[38],"depending":[39],"on":[40],"both":[41,82],"circuit":[42,131],"parameters":[43],"and":[44,86,104],"input":[45],"signals.":[46],"However,":[47],"the":[48,92,101,105,112],"huge":[49],"number":[50],"blocks":[53],"complex":[56],"IC":[57],"makes":[58],"switching":[60,74,121],"cognitively":[62],"stochastic":[63,118],"process.":[64],"For":[65],"network,":[69],"can":[71,98],"currents":[75,122],"as":[76],"stationary":[77],"shot":[78],"processes,":[80],"deriving":[81],"their":[83,87],"amplitude":[84],"distributions":[85],"power":[88,114],"spectral":[89,102],"densities.":[90],"From":[91],"spectra":[93],"currents,":[96],"also":[99],"calculate":[100],"components":[103],"rms":[106],"value":[107],"disturbances":[109],"injected":[110],"into":[111],"on-chip":[113],"supply":[115],"lines.":[116],"The":[117],"for":[120],"has":[123],"been":[124],"validated":[125],"by":[126],"comparing":[127],"theoretical":[128],"results":[129],"with":[130],"simulations.":[132]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}