{"id":"https://openalex.org/W2166613240","doi":"https://doi.org/10.1109/tvlsi.2009.2025280","title":"Design Space Exploration for Efficient Resource Utilization in Coarse-Grained Reconfigurable Architecture","display_name":"Design Space Exploration for Efficient Resource Utilization in Coarse-Grained Reconfigurable Architecture","publication_year":2009,"publication_date":"2009-11-30","ids":{"openalex":"https://openalex.org/W2166613240","doi":"https://doi.org/10.1109/tvlsi.2009.2025280","mag":"2166613240"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2009.2025280","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2009.2025280","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5071094925","display_name":"Yoonjin Kim","orcid":"https://orcid.org/0009-0001-2853-2039"},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Yoonjin Kim","raw_affiliation_strings":["Samsung Advanced Institute of Technology, Gyeonggi, South Korea","[Samsung advanced Institute of Technology, Yongin, South Korea]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Samsung Advanced Institute of Technology, Gyeonggi, South Korea","institution_ids":["https://openalex.org/I2250650973"]},{"raw_affiliation_string":"[Samsung advanced Institute of Technology, Yongin, South Korea]","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103702897","display_name":"Rabi Mahapatra","orcid":"https://orcid.org/0000-0003-1702-8045"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rabi N. Mahapatra","raw_affiliation_strings":["Department of Computer Science and Engineering, Texas A and M University, College Station, TX, USA","Department of Computer Science and Engineering, Texas A&M University, College Station, TX,\u00a0USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Texas A and M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]},{"raw_affiliation_string":"Department of Computer Science and Engineering, Texas A&M University, College Station, TX,\u00a0USA","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043594476","display_name":"Ki\u2010Young Choi","orcid":"https://orcid.org/0000-0001-6138-6697"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Kiyoung Choi","raw_affiliation_strings":["School of Electrical Engineering and Computer Science, Seoul National University, Seoul, South Korea","[Sch. of Electr. Eng. & Comput. Sci., Seoul Nat. Univ., Seoul, South Korea]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering and Computer Science, Seoul National University, Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]},{"raw_affiliation_string":"[Sch. of Electr. Eng. & Comput. Sci., Seoul Nat. Univ., Seoul, South Korea]","institution_ids":["https://openalex.org/I139264467"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.3404,"has_fulltext":false,"cited_by_count":36,"citation_normalized_percentile":{"value":0.82768736,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"18","issue":"10","first_page":"1471","last_page":"1482"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9957000017166138,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7637345790863037},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.665608823299408},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.6159495115280151},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6136860847473145},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.6124760508537292},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5483621954917908},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.49533405900001526},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.44597485661506653},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4148298501968384},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.23193106055259705}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7637345790863037},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.665608823299408},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.6159495115280151},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6136860847473145},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.6124760508537292},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5483621954917908},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.49533405900001526},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.44597485661506653},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4148298501968384},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.23193106055259705},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2009.2025280","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2009.2025280","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4099999964237213,"display_name":"Decent work and economic growth","id":"https://metadata.un.org/sdg/8"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W66694435","https://openalex.org/W1873700411","https://openalex.org/W1967006952","https://openalex.org/W2025787141","https://openalex.org/W2030371554","https://openalex.org/W2070121263","https://openalex.org/W2100149422","https://openalex.org/W2102073017","https://openalex.org/W2102416334","https://openalex.org/W2104078774","https://openalex.org/W2111700531","https://openalex.org/W2117105306","https://openalex.org/W2119832674","https://openalex.org/W2122168551","https://openalex.org/W2124979998","https://openalex.org/W2135050419","https://openalex.org/W2146665136","https://openalex.org/W2146952974","https://openalex.org/W2255982577","https://openalex.org/W4233702636","https://openalex.org/W4250486818","https://openalex.org/W4254944975","https://openalex.org/W6602685737","https://openalex.org/W6675337808","https://openalex.org/W6676863834","https://openalex.org/W6692112109"],"related_works":["https://openalex.org/W2913355112","https://openalex.org/W2140882033","https://openalex.org/W2142848556","https://openalex.org/W2376888916","https://openalex.org/W2017506008","https://openalex.org/W2359570116","https://openalex.org/W3147787617","https://openalex.org/W2057648092","https://openalex.org/W2121222579","https://openalex.org/W1751323127"],"abstract_inverted_index":{"Coarse-grained":[0],"reconfigurable":[1,22,38],"architectures":[2,39],"(CGRAs)":[3],"aim":[4],"to":[5,24,59,94,131],"achieve":[6],"both":[7],"goals":[8],"of":[9,82,87,109],"high":[10],"performance":[11,66],"and":[12,44,62,85,107,138],"flexibility.":[13],"In":[14,46],"addition,":[15],"power":[16,63,140],"consumption":[17],"is":[18,103],"significant":[19],"for":[20,67,121],"the":[21,36,76,95,113,124,146],"architecture":[23],"be":[25],"used":[26],"as":[27],"a":[28,51,100],"competitive":[29],"processing":[30,70,114],"core":[31],"in":[32,112],"embedded":[33],"systems.":[34],"However,":[35],"existing":[37,147],"require":[40],"too":[41],"much":[42],"area":[43,61,128],"power.":[45],"this":[47],"paper,":[48],"we":[49],"propose":[50],"new":[52],"design":[53,101],"space":[54],"exploration":[55],"flow,":[56],"optimizing":[57],"CGRA":[58,148],"reduce":[60],"with":[64,145],"enhancing":[65],"digital":[68],"signal":[69],"(DSP)":[71],"application":[72,97],"domain.":[73,98],"It":[74],"reduces":[75,127],"array":[77,83],"size":[78],"through":[79],"efficient":[80],"arrangement":[81],"components":[84],"customization":[86],"their":[88],"interconnection,":[89],"exploiting":[90],"input":[91],"patterns":[92],"belonging":[93],"DSP":[96,122],"Such":[99],"flow":[102],"based":[104],"on":[105],"pipelining":[106],"sharing":[108],"area/delay-critical":[110],"resources":[111],"element":[115],"array.":[116],"Experimental":[117],"results":[118],"show":[119],"that":[120],"applications,":[123],"proposed":[125],"approach":[126],"by":[129,136,141],"up":[130],"36.75%,":[132],"average":[133,139],"execution":[134],"time":[135],"36.78%,":[137],"31.85%":[142],"when":[143],"compared":[144],"architecture.":[149]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":5},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":3}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}