{"id":"https://openalex.org/W2122417110","doi":"https://doi.org/10.1109/tvlsi.2009.2023547","title":"A Low-Power DSP for Wireless Communications","display_name":"A Low-Power DSP for Wireless Communications","publication_year":2009,"publication_date":"2009-10-09","ids":{"openalex":"https://openalex.org/W2122417110","doi":"https://doi.org/10.1109/tvlsi.2009.2023547","mag":"2122417110"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2009.2023547","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2009.2023547","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100608143","display_name":"Hyunseok Lee","orcid":"https://orcid.org/0009-0005-4443-8957"},"institutions":[{"id":"https://openalex.org/I161024014","display_name":"Kwangwoon University","ror":"https://ror.org/02e9zc863","country_code":"KR","type":"education","lineage":["https://openalex.org/I161024014"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Hyunseok Lee","raw_affiliation_strings":["Department of Electronics and Communications Engineering, Kwangwoon University, Seoul, South Korea","Dept. of Electron. & Commun. Eng., Kwangwoon Univ., Seoul, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communications Engineering, Kwangwoon University, Seoul, South Korea","institution_ids":["https://openalex.org/I161024014"]},{"raw_affiliation_string":"Dept. of Electron. & Commun. Eng., Kwangwoon Univ., Seoul, South Korea","institution_ids":["https://openalex.org/I161024014"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025336372","display_name":"Chaitali Chakrabarti","orcid":"https://orcid.org/0000-0002-9859-7778"},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chaitali Chakrabarti","raw_affiliation_strings":["Department of Electrical Engineering, Arizona State University, Tempe, AZ, USA","Dept. of Electr. Eng.. Arizona State Univ., Tempe, AZ, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Arizona State University, Tempe, AZ, USA","institution_ids":["https://openalex.org/I55732556"]},{"raw_affiliation_string":"Dept. of Electr. Eng.. Arizona State Univ., Tempe, AZ, USA","institution_ids":["https://openalex.org/I55732556"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5037541525","display_name":"Trevor Mudge","orcid":"https://orcid.org/0000-0001-7845-2187"},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Trevor Mudge","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, MI, USA","Dept. of Electr. Eng. & Comput. Sci., Univ. of Michigan, Ann Arbor, MI, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, MI, USA","institution_ids":["https://openalex.org/I27837315"]},{"raw_affiliation_string":"Dept. of Electr. Eng. & Comput. Sci., Univ. of Michigan, Ann Arbor, MI, USA","institution_ids":["https://openalex.org/I27837315"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5100608143"],"corresponding_institution_ids":["https://openalex.org/I161024014"],"apc_list":null,"apc_paid":null,"fwci":1.8759,"has_fulltext":false,"cited_by_count":24,"citation_normalized_percentile":{"value":0.86398486,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"18","issue":"9","first_page":"1310","last_page":"1322"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9958000183105469,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9952999949455261,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8298755288124084},{"id":"https://openalex.org/keywords/simd","display_name":"SIMD","score":0.7812540531158447},{"id":"https://openalex.org/keywords/baseband","display_name":"Baseband","score":0.6459475755691528},{"id":"https://openalex.org/keywords/chaining","display_name":"Chaining","score":0.6060647964477539},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.5825940370559692},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5370466113090515},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5117170810699463},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.5050502419471741},{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.4668557941913605},{"id":"https://openalex.org/keywords/digital-signal-processor","display_name":"Digital signal processor","score":0.4601164162158966},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.4591289460659027},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.41758665442466736},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.38164079189300537},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3259013295173645},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.2415725588798523},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.15068399906158447},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.14700639247894287},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.12556952238082886}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8298755288124084},{"id":"https://openalex.org/C150552126","wikidata":"https://www.wikidata.org/wiki/Q339387","display_name":"SIMD","level":2,"score":0.7812540531158447},{"id":"https://openalex.org/C65165936","wikidata":"https://www.wikidata.org/wiki/Q575784","display_name":"Baseband","level":3,"score":0.6459475755691528},{"id":"https://openalex.org/C49020025","wikidata":"https://www.wikidata.org/wiki/Q1059099","display_name":"Chaining","level":2,"score":0.6060647964477539},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.5825940370559692},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5370466113090515},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5117170810699463},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.5050502419471741},{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.4668557941913605},{"id":"https://openalex.org/C161611012","wikidata":"https://www.wikidata.org/wiki/Q106370","display_name":"Digital signal processor","level":3,"score":0.4601164162158966},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.4591289460659027},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.41758665442466736},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.38164079189300537},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3259013295173645},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.2415725588798523},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.15068399906158447},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.14700639247894287},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.12556952238082886},{"id":"https://openalex.org/C15744967","wikidata":"https://www.wikidata.org/wiki/Q9418","display_name":"Psychology","level":0,"score":0.0},{"id":"https://openalex.org/C542102704","wikidata":"https://www.wikidata.org/wiki/Q183257","display_name":"Psychotherapist","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2009.2023547","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2009.2023547","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.645.6386","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.645.6386","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://web.eecs.umich.edu/~tnm/trev_test/papersPDF/2010.09.A Low Power DSP.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.5600000023841858,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W68686056","https://openalex.org/W390075540","https://openalex.org/W1518384680","https://openalex.org/W1972946779","https://openalex.org/W1994859455","https://openalex.org/W2019017528","https://openalex.org/W2041892365","https://openalex.org/W2044206819","https://openalex.org/W2070392651","https://openalex.org/W2087256755","https://openalex.org/W2095710652","https://openalex.org/W2113558024","https://openalex.org/W2113622688","https://openalex.org/W2117105306","https://openalex.org/W2132000191","https://openalex.org/W2204445595","https://openalex.org/W2473845128","https://openalex.org/W4252725820","https://openalex.org/W4254867119","https://openalex.org/W4254944975","https://openalex.org/W4298090649","https://openalex.org/W6661057166"],"related_works":["https://openalex.org/W2540018280","https://openalex.org/W2141799201","https://openalex.org/W4253895162","https://openalex.org/W4251089459","https://openalex.org/W2090169195","https://openalex.org/W2111412181","https://openalex.org/W2115138121","https://openalex.org/W2102384429","https://openalex.org/W4250432526","https://openalex.org/W2101536355"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"a":[3,28],"low-power":[4],"high-throughput":[5],"digital":[6],"signal":[7],"processor":[8],"(DSP)":[9],"for":[10,36,54,184],"baseband":[11],"processing":[12,22],"in":[13,142,210],"wireless":[14],"terminals.":[15],"It":[16,139],"builds":[17],"on":[18],"our":[19],"earlier":[20],"architecture-Signal":[21],"On":[23],"Demand":[24],"Architecture":[25],"(SODA)-which":[26],"is":[27,140,160],"four-processor,":[29],"32-lane":[30],"SIMD":[31,88,122],"machine":[32],"that":[33,147,183],"was":[34],"optimized":[35],"WCDMA":[37,185],"2":[38,186],"Mbps":[39],"and":[40,58,64,93,111,171,177,194,204,213],"IEEE":[41],"802.11a.":[42],"SODA":[43,200],"has":[44],"several":[45],"shortcomings":[46],"including":[47],"large":[48],"register":[49,108],"file":[50,109],"power,":[51],"wasted":[52],"cycles":[53],"data":[55,136],"alignment,":[56],"etc.,":[57],"cannot":[59],"satisfy":[60],"the":[61,80,102,117,121,125,135,148,155,188],"higher":[62],"throughput":[63],"lower":[65],"power":[66,172],"requirements":[67],"of":[68,87,95,116,130,154],"emerging":[69],"standards.":[70],"We":[71],"propose":[72],"SODA-II,":[73],"which":[74,167],"addresses":[75],"these":[76],"problems":[77],"by":[78],"deploying":[79],"following":[81],"schemes:":[82],"operation":[83],"chaining,":[84],"pipelined":[85],"execution":[86,115,129],"units,":[89],"staggered":[90],"memory":[91],"access,":[92],"multicycling":[94,145],"computation":[96,131,149],"units.":[97],"Operation":[98],"chaining":[99,101],"involves":[100],"primitive":[103],"instructions,":[104],"thereby":[105],"eliminating":[106],"unnecessary":[107],"accesses":[110],"saving":[112],"power.":[113],"Pipelined":[114],"vector":[118],"instructions":[119],"through":[120],"units":[123,132,150],"improves":[124],"system":[126],"throughput.":[127],"Staggered":[128],"helps":[133],"simplify":[134],"alignment":[137],"networks.":[138],"implemented":[141,209],"conjunction":[143],"with":[144,162,175],"so":[146],"are":[151],"busy":[152],"most":[153],"time.":[156],"The":[157],"proposed":[158,189],"architecture":[159,165,190],"evaluated":[161],"an":[163],"in-house":[164],"emulator":[166],"uses":[168,191,201],"component-level":[169],"area":[170],"models":[173],"built":[174],"Synopsys":[176],"Artisan":[178],"tools.":[179],"Our":[180],"results":[181],"show":[182],"Mbps,":[187],"two":[192],"processors":[193,203],"consumes":[195,205],"only":[196],"120":[197],"mW":[198,207],"while":[199],"four":[202],"210":[206],"when":[208],"0.13-\u03bcm":[211],"technology":[212],"clocked":[214],"at":[215],"300":[216],"MHz.":[217]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":6},{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}