{"id":"https://openalex.org/W2100312232","doi":"https://doi.org/10.1109/tvlsi.2009.2022363","title":"Reliability-Enhancement and Self-Repair Schemes for SRAMs With Static and Dynamic Faults","display_name":"Reliability-Enhancement and Self-Repair Schemes for SRAMs With Static and Dynamic Faults","publication_year":2009,"publication_date":"2009-08-25","ids":{"openalex":"https://openalex.org/W2100312232","doi":"https://doi.org/10.1109/tvlsi.2009.2022363","mag":"2100312232"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2009.2022363","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2009.2022363","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100741020","display_name":"Jin-Fu Li","orcid":"https://orcid.org/0000-0003-1961-9674"},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jin-Fu Li","raw_affiliation_strings":["Department of Electrical Engineering, National Central University, Jhongli, Taiwan","Dept. of Electr. Eng., National Central Univ., Jhongli, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Central University, Jhongli, Taiwan","institution_ids":["https://openalex.org/I22265921"]},{"raw_affiliation_string":"Dept. of Electr. Eng., National Central Univ., Jhongli, Taiwan","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109234824","display_name":"Tsu-Wei Tseng","orcid":null},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Tsu-Wei Tseng","raw_affiliation_strings":["Department of Electrical Engineering, National Central University, Jhongli, Taiwan","Dept. of Electr. Eng., National Central Univ., Jhongli, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Central University, Jhongli, Taiwan","institution_ids":["https://openalex.org/I22265921"]},{"raw_affiliation_string":"Dept. of Electr. Eng., National Central Univ., Jhongli, Taiwan","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5081576356","display_name":"Chih-Sheng Hou","orcid":null},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chih-Sheng Hou","raw_affiliation_strings":["Department of Electrical Engineering, National Central University, Jhongli, Taiwan","Dept. of Electr. Eng., National Central Univ., Jhongli, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Central University, Jhongli, Taiwan","institution_ids":["https://openalex.org/I22265921"]},{"raw_affiliation_string":"Dept. of Electr. Eng., National Central Univ., Jhongli, Taiwan","institution_ids":["https://openalex.org/I22265921"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I22265921"],"apc_list":null,"apc_paid":null,"fwci":1.2011,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.80770736,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"18","issue":"9","first_page":"1361","last_page":"1366"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.9373806715011597},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.6975237727165222},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.5012862682342529},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4599885046482086},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.43796151876449585},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4218009114265442},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.413515567779541},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.4074144661426544},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.26067057251930237},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.1186431348323822}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.9373806715011597},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.6975237727165222},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.5012862682342529},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4599885046482086},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.43796151876449585},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4218009114265442},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.413515567779541},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.4074144661426544},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.26067057251930237},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.1186431348323822},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2009.2022363","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2009.2022363","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W966433737","https://openalex.org/W1607765749","https://openalex.org/W1922918362","https://openalex.org/W1958909498","https://openalex.org/W1973508428","https://openalex.org/W2011949301","https://openalex.org/W2050259762","https://openalex.org/W2078063367","https://openalex.org/W2079486027","https://openalex.org/W2098987953","https://openalex.org/W2102048395","https://openalex.org/W2122979515","https://openalex.org/W2124479423","https://openalex.org/W2126750376","https://openalex.org/W2131708109","https://openalex.org/W2131797921","https://openalex.org/W2134822007","https://openalex.org/W2139641851","https://openalex.org/W2144464639","https://openalex.org/W2151906012","https://openalex.org/W2154641089","https://openalex.org/W2155640457","https://openalex.org/W4256002266","https://openalex.org/W6675341223","https://openalex.org/W6678212036"],"related_works":["https://openalex.org/W2033512842","https://openalex.org/W4322734194","https://openalex.org/W3005535424","https://openalex.org/W4233600955","https://openalex.org/W2913665393","https://openalex.org/W2369695847","https://openalex.org/W2994319598","https://openalex.org/W2047067935","https://openalex.org/W1607054433","https://openalex.org/W2110842462"],"abstract_inverted_index":{"This":[0,45],"paper":[1],"proposes":[2],"a":[3,23,97],"simple":[4],"method":[5,21],"for":[6,84,127],"enhancing":[7],"the":[8,32,37,48,51,61,69,72,92,95,111,114,117,121],"reliability":[9,70],"of":[10,50,71,106,120],"static":[11],"random":[12],"access":[13],"memories":[14],"(SRAMs)":[15],"with":[16,53,79,94,110],"hard-to-detect":[17,38,55],"resistive-open":[18],"defects.":[19,56],"The":[20],"prevents":[22],"SRAM":[24,52],"from":[25],"executing":[26],"successive":[27],"multiple":[28],"read":[29],"operations":[30],"on":[31],"same":[33],"position,":[34],"such":[35],"that":[36,60],"defects":[39],"cannot":[40],"manifest":[41],"as":[42],"functional":[43],"faults.":[44],"can":[46,66],"prolong":[47],"lifetime":[49],"latent":[54],"Experimental":[57],"results":[58],"show":[59],"proposed":[62,101],"reliability-enhancement":[63],"circuit":[64],"(REC)":[65],"effectively":[67],"improve":[68],"SRAMs":[73],"without":[74,113],"incurring":[75],"delay":[76],"penalty":[77],"and":[78],"0.07%":[80],"additional":[81],"area":[82,118],"cost":[83,119],"an":[85,128],"8192":[86,129],"\u00d7":[87,130],"64-bit":[88,131],"SRAM.":[89,132],"By":[90],"integrating":[91],"REC":[93],"SRAM,":[96],"BISR":[98,112,122],"scheme":[99],"is":[100,123],"to":[102],"boost":[103],"6%-10%":[104],"increment":[105],"repair":[107],"rate":[108],"compared":[109],"REC.":[115],"Also,":[116],"low-only":[124],"about":[125],"2%":[126]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2021,"cited_by_count":3},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}