{"id":"https://openalex.org/W2107029536","doi":"https://doi.org/10.1109/tvlsi.2009.2019978","title":"On-Chip SOC Test Platform Design Based on IEEE 1500 Standard","display_name":"On-Chip SOC Test Platform Design Based on IEEE 1500 Standard","publication_year":2009,"publication_date":"2009-09-04","ids":{"openalex":"https://openalex.org/W2107029536","doi":"https://doi.org/10.1109/tvlsi.2009.2019978","mag":"2107029536"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2009.2019978","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2009.2019978","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079657769","display_name":"Kuen-Jong Lee","orcid":"https://orcid.org/0000-0002-6690-0074"},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Kuen-Jong Lee","raw_affiliation_strings":["Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","[Dept. of Electr. Eng., Nat. Cheng-Kung Univ., Tainan, Taiwan]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]},{"raw_affiliation_string":"[Dept. of Electr. Eng., Nat. Cheng-Kung Univ., Tainan, Taiwan]","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028476747","display_name":"Tong-Yu Hsieh","orcid":"https://orcid.org/0000-0002-7954-5569"},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Tong-Yu Hsieh","raw_affiliation_strings":["Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","[Dept. of Electr. Eng., Nat. Cheng-Kung Univ., Tainan, Taiwan]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]},{"raw_affiliation_string":"[Dept. of Electr. Eng., Nat. Cheng-Kung Univ., Tainan, Taiwan]","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036170739","display_name":"Ching-Yao Chang","orcid":null},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ching-Yao Chang","raw_affiliation_strings":["Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","[Dept. of Electr. Eng., Nat. Cheng-Kung Univ., Tainan, Taiwan]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]},{"raw_affiliation_string":"[Dept. of Electr. Eng., Nat. Cheng-Kung Univ., Tainan, Taiwan]","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033104994","display_name":"Yu-Ting Hong","orcid":null},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yu-Ting Hong","raw_affiliation_strings":["Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","[Dept. of Electr. Eng., Nat. Cheng-Kung Univ., Tainan, Taiwan]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]},{"raw_affiliation_string":"[Dept. of Electr. Eng., Nat. Cheng-Kung Univ., Tainan, Taiwan]","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5106819648","display_name":"Wen-Cheng Huang","orcid":null},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Wen-Cheng Huang","raw_affiliation_strings":["Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","[Dept. of Electr. Eng., Nat. Cheng-Kung Univ., Tainan, Taiwan]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]},{"raw_affiliation_string":"[Dept. of Electr. Eng., Nat. Cheng-Kung Univ., Tainan, Taiwan]","institution_ids":["https://openalex.org/I91807558"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.12869039,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":"18","issue":"7","first_page":"1134","last_page":"1139"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13293","display_name":"Engineering and Test Systems","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.7169818878173828},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.7017186880111694},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5905041098594666},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5477508902549744},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4728584289550781},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.4658872187137604},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.4567183256149292},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.450999915599823},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.43310225009918213},{"id":"https://openalex.org/keywords/test-method","display_name":"Test method","score":0.42773985862731934},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.27769139409065247},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.174818754196167}],"concepts":[{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.7169818878173828},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.7017186880111694},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5905041098594666},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5477508902549744},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4728584289550781},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.4658872187137604},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.4567183256149292},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.450999915599823},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.43310225009918213},{"id":"https://openalex.org/C132519959","wikidata":"https://www.wikidata.org/wiki/Q3077373","display_name":"Test method","level":2,"score":0.42773985862731934},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.27769139409065247},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.174818754196167},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2009.2019978","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2009.2019978","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.41999998688697815,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1484200663","https://openalex.org/W1563129028","https://openalex.org/W1983320508","https://openalex.org/W2079651364","https://openalex.org/W2082836981","https://openalex.org/W2092629642","https://openalex.org/W2099128527","https://openalex.org/W2099138634","https://openalex.org/W2104548962","https://openalex.org/W2114156871","https://openalex.org/W2120294448","https://openalex.org/W2120788632","https://openalex.org/W2133546368","https://openalex.org/W2144641451","https://openalex.org/W2156203118","https://openalex.org/W2158633330","https://openalex.org/W2159919870","https://openalex.org/W2167570136","https://openalex.org/W4230425861","https://openalex.org/W6633694044","https://openalex.org/W6673751135","https://openalex.org/W6678227370"],"related_works":["https://openalex.org/W2157212570","https://openalex.org/W2543176856","https://openalex.org/W2104478015","https://openalex.org/W1897203488","https://openalex.org/W2616892825","https://openalex.org/W1837475237","https://openalex.org/W2624668974","https://openalex.org/W2146381271","https://openalex.org/W2168820524","https://openalex.org/W3088373974"],"abstract_inverted_index":{"IEEE":[0],"1500":[1],"Standard":[2],"defines":[3],"a":[4,12,25,33,88,105,114],"standard":[5,31],"test":[6,18,35,54,77,91,101,116,136,140,152,160,178,184],"interface":[7],"for":[8,45,80],"embedded":[9,46],"cores":[10,48,57,82,112],"of":[11,125,150],"system-on-a-chip":[13],"(SOC)":[14],"to":[15,28,39,110,146],"simplify":[16],"the":[17,111,148,151,159,177,192],"problems.":[19],"In":[20],"this":[21,30],"paper":[22],"we":[23],"present":[24],"systematic":[26],"method":[27],"employ":[29],"in":[32,104,191],"SOC":[34,47,156],"platform":[36,161,179],"so":[37],"as":[38],"carry":[40],"out":[41],"on-chip":[42,86,129],"at-speed":[43],"testing":[44],"without":[49],"using":[50],"expensive":[51],"external":[52],"automatic":[53],"equipment.":[55],"The":[56],"that":[58,176],"can":[59,83,180],"be":[60,84],"handled":[61],"include":[62],"scan-based":[63],"logic":[64],"cores,":[65,68],"BIST-based":[66,69],"memory":[67,132],"mixed-signal":[70],"devices,":[71],"and":[72,138,171,186],"hierarchical":[73,134,139],"cores.":[74],"All":[75],"required":[76],"control":[78,97],"signals":[79,98],"these":[81],"generated":[85],"by":[87],"single":[89,106],"centralized":[90],"access":[92],"mechanism":[93],"(TAM)":[94],"controller.":[95],"These":[96],"along":[99],"with":[100,158],"data":[102],"formatted":[103],"buffer":[107],"are":[108,143],"transferred":[109],"via":[113],"dedicated":[115],"bus,":[117],"which":[118],"facilitates":[119],"parallel":[120],"core":[121,135],"testing.":[122],"A":[123,154],"number":[124],"design":[126],"techniques,":[127],"including":[128],"comparison,":[130],"direct":[131],"access,":[133],"architecture,":[137],"bus":[141],"design,":[142],"also":[144],"employed":[145],"enhance":[147],"efficiency":[149],"platform.":[153],"sample":[155],"equipped":[157],"has":[162],"been":[163],"designed.":[164],"Experimental":[165],"results":[166],"on":[167],"both":[168],"FPGA":[169],"prototyping":[170],"real":[172],"chip":[173],"implementation":[174],"confirm":[175],"efficiently":[181],"execute":[182],"all":[183],"procedures":[185],"effectively":[187],"identify":[188],"potential":[189],"defect(s)":[190],"target":[193],"circuit(s).":[194]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":3},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}