{"id":"https://openalex.org/W2161637772","doi":"https://doi.org/10.1109/tvlsi.2009.2019279","title":"SRAM Read/Write Margin Enhancements Using FinFETs","display_name":"SRAM Read/Write Margin Enhancements Using FinFETs","publication_year":2009,"publication_date":"2009-09-04","ids":{"openalex":"https://openalex.org/W2161637772","doi":"https://doi.org/10.1109/tvlsi.2009.2019279","mag":"2161637772"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2009.2019279","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2009.2019279","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5039763715","display_name":"Andrew E. Carlson","orcid":null},"institutions":[{"id":"https://openalex.org/I4210137977","display_name":"Advanced Micro Devices (United States)","ror":"https://ror.org/04kd6c783","country_code":"US","type":"company","lineage":["https://openalex.org/I4210137977"]},{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Andrew Carlson","raw_affiliation_strings":["Advanced Micro Devices, Inc., Boxborough, MA, USA","Department of Electrical Engineering and Computer Sciences, University of California, Berkeley, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Advanced Micro Devices, Inc., Boxborough, MA, USA","institution_ids":["https://openalex.org/I4210137977"]},{"raw_affiliation_string":"Department of Electrical Engineering and Computer Sciences, University of California, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007891380","display_name":"Zheng Guo","orcid":"https://orcid.org/0000-0001-8615-9749"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zheng Guo","raw_affiliation_strings":["Department of Electrical Engineering and Computer Sciences, University of California, Berkeley, CA, USA","Dept. of Electr. Eng. & Comput. Sci., Univ. of California, Berkeley, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Sciences, University of California, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]},{"raw_affiliation_string":"Dept. of Electr. Eng. & Comput. Sci., Univ. of California, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019527258","display_name":"Sriram Balasubramanian","orcid":"https://orcid.org/0000-0002-7886-6184"},"institutions":[{"id":"https://openalex.org/I35662394","display_name":"GlobalFoundries (United States)","ror":"https://ror.org/02h0ps145","country_code":"US","type":"company","lineage":["https://openalex.org/I35662394"]},{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sriram Balasubramanian","raw_affiliation_strings":["Department of Electrical Engineering and Computer Sciences, University of California, Berkeley, CA, USA","Globalfoundries, Sunnyvale, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Sciences, University of California, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]},{"raw_affiliation_string":"Globalfoundries, Sunnyvale, CA, USA","institution_ids":["https://openalex.org/I35662394"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015236498","display_name":"Radu Zlatanovici","orcid":null},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]},{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Radu Zlatanovici","raw_affiliation_strings":["Cadence Research Laboratories, Berkeley, CA, USA","Department of Electrical Engineering and Computer Sciences, University of California, Berkeley, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Cadence Research Laboratories, Berkeley, CA, USA","institution_ids":["https://openalex.org/I66217453"]},{"raw_affiliation_string":"Department of Electrical Engineering and Computer Sciences, University of California, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039334041","display_name":"Tsu\u2010Jae King Liu","orcid":"https://orcid.org/0000-0002-1221-2540"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tsu-Jae King Liu","raw_affiliation_strings":["Department of Electrical Engineering and Computer Sciences, University of California, Berkeley, CA, USA","Dept. of Electr. Eng. & Comput. Sci., Univ. of California, Berkeley, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Sciences, University of California, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]},{"raw_affiliation_string":"Dept. of Electr. Eng. & Comput. Sci., Univ. of California, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5041784384","display_name":"Borivoje Nikoli\u0107","orcid":"https://orcid.org/0000-0003-2324-1715"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Borivoje Nikolic","raw_affiliation_strings":["Department of Electrical Engineering and Computer Sciences, University of California, Berkeley, CA, USA","Dept. of Electr. Eng. & Comput. Sci., Univ. of California, Berkeley, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Sciences, University of California, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]},{"raw_affiliation_string":"Dept. of Electr. Eng. & Comput. Sci., Univ. of California, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.9083,"has_fulltext":false,"cited_by_count":72,"citation_normalized_percentile":{"value":0.90859991,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"18","issue":"6","first_page":"887","last_page":"900"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7813094258308411},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.7247241735458374},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6394135355949402},{"id":"https://openalex.org/keywords/scaling","display_name":"Scaling","score":0.48494842648506165},{"id":"https://openalex.org/keywords/gating","display_name":"Gating","score":0.4766733944416046},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.4229377508163452},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4132902920246124},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.39734041690826416},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.29188263416290283},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.15596449375152588},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1367843747138977}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7813094258308411},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.7247241735458374},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6394135355949402},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.48494842648506165},{"id":"https://openalex.org/C194544171","wikidata":"https://www.wikidata.org/wiki/Q21105679","display_name":"Gating","level":2,"score":0.4766733944416046},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.4229377508163452},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4132902920246124},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.39734041690826416},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.29188263416290283},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.15596449375152588},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1367843747138977},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C42407357","wikidata":"https://www.wikidata.org/wiki/Q521","display_name":"Physiology","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2009.2019279","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2009.2019279","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.228.8691","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.228.8691","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eecs.berkeley.edu/%7Ebora/Journals/2010/TVLSI-10.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4000000059604645,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":50,"referenced_works":["https://openalex.org/W1484361599","https://openalex.org/W1498120486","https://openalex.org/W1534682700","https://openalex.org/W1549920774","https://openalex.org/W1555478269","https://openalex.org/W1564694322","https://openalex.org/W1567324233","https://openalex.org/W1594700695","https://openalex.org/W1721441960","https://openalex.org/W1896973036","https://openalex.org/W1969423940","https://openalex.org/W1994356874","https://openalex.org/W2002612140","https://openalex.org/W2012394114","https://openalex.org/W2046515116","https://openalex.org/W2052022045","https://openalex.org/W2061181527","https://openalex.org/W2067392247","https://openalex.org/W2098286658","https://openalex.org/W2099288259","https://openalex.org/W2109458212","https://openalex.org/W2115467717","https://openalex.org/W2128185694","https://openalex.org/W2128976194","https://openalex.org/W2132357267","https://openalex.org/W2140823559","https://openalex.org/W2148217519","https://openalex.org/W2148694647","https://openalex.org/W2150357576","https://openalex.org/W2150526221","https://openalex.org/W2167449028","https://openalex.org/W2167579733","https://openalex.org/W2168189941","https://openalex.org/W2170331381","https://openalex.org/W2170803910","https://openalex.org/W2171922263","https://openalex.org/W2172203429","https://openalex.org/W2533440639","https://openalex.org/W2537294823","https://openalex.org/W2541382034","https://openalex.org/W2541437652","https://openalex.org/W2541502215","https://openalex.org/W2545471485","https://openalex.org/W2548117522","https://openalex.org/W2788433071","https://openalex.org/W3148792909","https://openalex.org/W6633876899","https://openalex.org/W6642363262","https://openalex.org/W6679130071","https://openalex.org/W6729174349"],"related_works":["https://openalex.org/W2031449089","https://openalex.org/W2112596406","https://openalex.org/W2125499229","https://openalex.org/W4385304246","https://openalex.org/W4387096269","https://openalex.org/W4387096070","https://openalex.org/W2410610877","https://openalex.org/W3151633427","https://openalex.org/W2072696177","https://openalex.org/W2129483036"],"abstract_inverted_index":{"Process-induced":[0],"variations":[1],"and":[2,25,45,51,62,131,137,144],"sub-threshold":[3],"leakage":[4],"in":[5,66,92,149],"bulk-Si":[6],"technology":[7],"limit":[8],"the":[9,31,36,93,103,109,142],"scaling":[10],"of":[11,41,102,111,125],"SRAM":[12,49,82],"into":[13],"sub-32":[14],"nm":[15],"nodes.":[16],"New":[17],"device":[18],"architectures":[19],"are":[20,35,64,129,147],"being":[21],"considered":[22],"to":[23,59],"improve$V_{T}$control":[24],"reduce":[26],"short":[27],"channel":[28],"effects.":[29],"Among":[30],"likely":[32],"candidates,":[33],"FinFETs":[34],"most":[37],"attractive":[38],"option":[39],"because":[40],"their":[42],"good":[43],"scalability":[44],"possibilities":[46],"for":[47,68,134],"further":[48],"performance":[50],"yield":[52,63,139],"enhancement":[53],"through":[54,108],"independent":[55],"gating.":[56],"The":[57,100,123],"enhancements":[58,140],"read/write":[60],"margins":[61],"investigated":[65],"detail":[67],"two":[69,127],"cell":[70,94,104],"designs":[71,146],"employing":[72],"independently":[73],"gated":[74],"FinFETs.":[75],"It":[76],"is":[77],"shown":[78],"that":[79],"FinFET-based":[80],"6-T":[81],"cells":[83],"designed":[84],"with":[85,116],"pass-gate":[86],"feedback":[87],"(PGFB)":[88],"achieve":[89],"significant":[90],"improvements":[91],"read":[95,136],"stability":[96],"without":[97],"area":[98],"penalty.":[99],"write-ability":[101],"can":[105],"be":[106],"improved":[107],"use":[110],"pull-up":[112],"write":[113,119,138],"gating":[114],"(PUWG)":[115],"a":[117],"separate":[118],"word":[120],"line":[121],"(WWL).":[122],"benefits":[124],"these":[126],"approaches":[128],"complementary":[130],"additive,":[132],"allowing":[133],"simultaneous":[135],"when":[141],"PGFB":[143],"PUWG":[145],"used":[148],"combination.":[150]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":7},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":5},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":10},{"year":2014,"cited_by_count":7},{"year":2013,"cited_by_count":9},{"year":2012,"cited_by_count":6}],"updated_date":"2026-07-29T09:40:50.615796","created_date":"2025-10-10T00:00:00"}