{"id":"https://openalex.org/W2161563931","doi":"https://doi.org/10.1109/tvlsi.2009.2017909","title":"Asynchronous Protocol Converters for Two-Phase Delay-Insensitive Global Communication","display_name":"Asynchronous Protocol Converters for Two-Phase Delay-Insensitive Global Communication","publication_year":2009,"publication_date":"2009-06-10","ids":{"openalex":"https://openalex.org/W2161563931","doi":"https://doi.org/10.1109/tvlsi.2009.2017909","mag":"2161563931"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2009.2017909","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2009.2017909","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010343450","display_name":"William McLaughlin","orcid":null},"institutions":[{"id":"https://openalex.org/I78577930","display_name":"Columbia University","ror":"https://ror.org/00hj8s172","country_code":"US","type":"education","lineage":["https://openalex.org/I78577930"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"W.F. McLaughlin","raw_affiliation_strings":["Department of Electrical Engineering, Columbia University, New York, NY, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Columbia University, New York, NY, USA","institution_ids":["https://openalex.org/I78577930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101516764","display_name":"Anirban C. Mitra","orcid":"https://orcid.org/0000-0002-3175-8362"},"institutions":[{"id":"https://openalex.org/I4210146682","display_name":"Intel (India)","ror":"https://ror.org/04f2n1245","country_code":"IN","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210146682"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"A. Mitra","raw_affiliation_strings":["Intel Corporation, Bangalore, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Bangalore, India","institution_ids":["https://openalex.org/I4210146682"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5023548648","display_name":"Steven M. Nowick","orcid":"https://orcid.org/0000-0002-8837-8109"},"institutions":[{"id":"https://openalex.org/I78577930","display_name":"Columbia University","ror":"https://ror.org/00hj8s172","country_code":"US","type":"education","lineage":["https://openalex.org/I78577930"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S.M. Nowick","raw_affiliation_strings":["Department of Computer Science, Columbia University, New York, NY, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Columbia University, New York, NY, USA","institution_ids":["https://openalex.org/I78577930"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.1773,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.89161306,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"17","issue":"7","first_page":"923","last_page":"928"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.79905104637146},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7076548933982849},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.6012714505195618},{"id":"https://openalex.org/keywords/converters","display_name":"Converters","score":0.5144246220588684},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.47757938504219055},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.4574207365512848},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.4566045105457306},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.4495833218097687},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.42660781741142273},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.38962092995643616},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.25095170736312866},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1983237862586975},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.19391930103302002},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15989047288894653},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1478041410446167},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.12015345692634583},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.11793959140777588},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.10499763488769531},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.08868458867073059}],"concepts":[{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.79905104637146},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7076548933982849},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.6012714505195618},{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.5144246220588684},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.47757938504219055},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.4574207365512848},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.4566045105457306},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.4495833218097687},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.42660781741142273},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.38962092995643616},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.25095170736312866},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1983237862586975},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.19391930103302002},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15989047288894653},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1478041410446167},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.12015345692634583},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.11793959140777588},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.10499763488769531},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.08868458867073059},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2009.2017909","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2009.2017909","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1769133684","https://openalex.org/W2021330840","https://openalex.org/W2086743684","https://openalex.org/W2099103090","https://openalex.org/W2100917017","https://openalex.org/W2104610013","https://openalex.org/W2112431253","https://openalex.org/W2139882509","https://openalex.org/W2143626656","https://openalex.org/W2154105840","https://openalex.org/W2156492002","https://openalex.org/W2157617940","https://openalex.org/W2161849579","https://openalex.org/W4231905827","https://openalex.org/W6638190992","https://openalex.org/W6676887523"],"related_works":["https://openalex.org/W1948903516","https://openalex.org/W1993985975","https://openalex.org/W2187164010","https://openalex.org/W4312516786","https://openalex.org/W2085028021","https://openalex.org/W2138474603","https://openalex.org/W3094139610","https://openalex.org/W2146990170","https://openalex.org/W937897205","https://openalex.org/W2093992207"],"abstract_inverted_index":{"As":[0],"system-level":[1,33],"interconnect":[2],"incurs":[3],"increasing":[4,18],"penalties":[5],"in":[6,25,36],"latency,":[7],"round-trip":[8],"cycle":[9],"time":[10],"and":[11,13,77,90,99,120],"power,":[12],"as":[14],"timing-variability":[15],"becomes":[16],"an":[17,121],"design":[19,84],"challenge,":[20],"there":[21],"is":[22,39,97],"renewed":[23],"interest":[24],"using":[26,85],"two-phase":[27,49,88],"delay-insensitive":[28],"asynchronous":[29,45,70],"protocols":[30],"for":[31,66],"robust":[32,82],"communication.":[34],"However,":[35],"practice,":[37],"it":[38],"extremely":[40],"inefficient":[41],"to":[42],"build":[43],"local":[44,91],"computation":[46,55,113,123],"nodes":[47],"with":[48],"logic,":[50],"hence":[51],"four-phase":[52,78,92],"(i.e.,":[53],"return-to-zero)":[54],"blocks":[56],"are":[57],"typically":[58],"used.":[59],"This":[60],"paper":[61],"proposes":[62],"two":[63],"new":[64],"architecture":[65],"a":[67,101,111],"family":[68],"of":[69],"protocol":[71],"converters":[72],"that":[73],"translate":[74],"between":[75],"two-":[76],"protocols,":[79],"thus":[80],"facilitating":[81],"system":[83],"efficient":[86],"global":[87],"communication":[89],"computation.":[93],"A":[94],"converter":[95],"circuit":[96],"implemented":[98],"evaluated":[100],"0.18":[102],"micron":[103],"TSMC":[104],"process":[105],"through":[106],"post-layout":[107],"simulation,":[108],"assuming":[109],"both":[110],"small":[112],"block":[114,124],"(8":[115],"times":[116],"8":[117],"combinational":[118],"multiplier)":[119],"empty":[122],"(FIFO":[125],"stage).":[126]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}