{"id":"https://openalex.org/W2125584168","doi":"https://doi.org/10.1109/tvlsi.2009.2017794","title":"A Low-Power, Fast Acquisition, Data Recovery Circuit With Digital Threshold Decision for SFI-5 Application","display_name":"A Low-Power, Fast Acquisition, Data Recovery Circuit With Digital Threshold Decision for SFI-5 Application","publication_year":2009,"publication_date":"2009-09-16","ids":{"openalex":"https://openalex.org/W2125584168","doi":"https://doi.org/10.1109/tvlsi.2009.2017794","mag":"2125584168"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2009.2017794","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2009.2017794","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110454475","display_name":"Qingjin Du","orcid":null},"institutions":[{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Qingjin Du","raw_affiliation_strings":["Texas Instruments, Inc., Dallas, TX, USA","[Texas Instruments Inc., Dallas, TX, USA]"],"affiliations":[{"raw_affiliation_string":"Texas Instruments, Inc., Dallas, TX, USA","institution_ids":["https://openalex.org/I74760111"]},{"raw_affiliation_string":"[Texas Instruments Inc., Dallas, TX, USA]","institution_ids":["https://openalex.org/I74760111"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089997693","display_name":"Jingcheng Zhuang","orcid":null},"institutions":[{"id":"https://openalex.org/I4210137977","display_name":"Advanced Micro Devices (United States)","ror":"https://ror.org/04kd6c783","country_code":"US","type":"company","lineage":["https://openalex.org/I4210137977"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jingcheng Zhuang","raw_affiliation_strings":["Advanced Micro Devices, Inc., Fort Collins, CO, USA","[AMD, Fort Collins, CO, USA]"],"affiliations":[{"raw_affiliation_string":"Advanced Micro Devices, Inc., Fort Collins, CO, USA","institution_ids":["https://openalex.org/I4210137977"]},{"raw_affiliation_string":"[AMD, Fort Collins, CO, USA]","institution_ids":["https://openalex.org/I4210137977"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109228020","display_name":"T. Kwa\u015bniewski","orcid":null},"institutions":[{"id":"https://openalex.org/I67031392","display_name":"Carleton University","ror":"https://ror.org/02qtvee93","country_code":"CA","type":"education","lineage":["https://openalex.org/I67031392"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"T. Kwasniewski","raw_affiliation_strings":["Department of Electronics, Carleton University, Ottawa, ONT, Canada","[Dept. of Electron., Carleton Univ., Ottawa, ON, Canada]"],"affiliations":[{"raw_affiliation_string":"Department of Electronics, Carleton University, Ottawa, ONT, Canada","institution_ids":["https://openalex.org/I67031392"]},{"raw_affiliation_string":"[Dept. of Electron., Carleton Univ., Ottawa, ON, Canada]","institution_ids":["https://openalex.org/I67031392"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5110454475"],"corresponding_institution_ids":["https://openalex.org/I74760111"],"apc_list":null,"apc_paid":null,"fwci":0.5982,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.7251044,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"17","issue":"12","first_page":"1742","last_page":"1748"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/baud","display_name":"Baud","score":0.9171645641326904},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.664020299911499},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6493165493011475},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5006060600280762},{"id":"https://openalex.org/keywords/data-recovery","display_name":"Data recovery","score":0.49967360496520996},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4365938901901245},{"id":"https://openalex.org/keywords/digital-clock","display_name":"Digital clock","score":0.4332635998725891},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.3704776167869568},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3322879672050476},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20338162779808044},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1626390814781189},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.11505874991416931},{"id":"https://openalex.org/keywords/transmission","display_name":"Transmission (telecommunications)","score":0.08879908919334412}],"concepts":[{"id":"https://openalex.org/C169606439","wikidata":"https://www.wikidata.org/wiki/Q192027","display_name":"Baud","level":3,"score":0.9171645641326904},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.664020299911499},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6493165493011475},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5006060600280762},{"id":"https://openalex.org/C529754248","wikidata":"https://www.wikidata.org/wiki/Q1054772","display_name":"Data recovery","level":2,"score":0.49967360496520996},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4365938901901245},{"id":"https://openalex.org/C2778426721","wikidata":"https://www.wikidata.org/wiki/Q1225105","display_name":"Digital clock","level":3,"score":0.4332635998725891},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3704776167869568},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3322879672050476},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20338162779808044},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1626390814781189},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.11505874991416931},{"id":"https://openalex.org/C761482","wikidata":"https://www.wikidata.org/wiki/Q118093","display_name":"Transmission (telecommunications)","level":2,"score":0.08879908919334412},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2009.2017794","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2009.2017794","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1602708344","https://openalex.org/W2079829506","https://openalex.org/W2089332409","https://openalex.org/W2115434507","https://openalex.org/W2116902131","https://openalex.org/W2124354408","https://openalex.org/W2134104208","https://openalex.org/W2158306538","https://openalex.org/W2167918230","https://openalex.org/W6683457517"],"related_works":["https://openalex.org/W2162282190","https://openalex.org/W2113302467","https://openalex.org/W2392655312","https://openalex.org/W2127708269","https://openalex.org/W1997735781","https://openalex.org/W2347824534","https://openalex.org/W2554461666","https://openalex.org/W2021288738","https://openalex.org/W1992439934","https://openalex.org/W2125584168"],"abstract_inverted_index":{"An":[0],"all-digital":[1],"clock":[2],"and":[3,58,77,99],"data":[4,42],"recovery":[5],"(CDR)":[6],"with":[7,74,84],"a":[8,32],"digital":[9,95],"threshold":[10,33,96],"decision":[11,26,97],"updating":[12],"technique":[13,98],"for":[14,103],"SFI-5":[15,104],"application":[16],"is":[17,56,72],"presented":[18],"in":[19,40],"this":[20],"paper.":[21],"The":[22,69],"CDR":[23,71,80],"updates":[24],"its":[25,100],"upon":[27],"the":[28,37,41,49,59,78,94],"phase":[29,38,60],"error":[30],"reaching":[31],"value":[34],"by":[35],"examining":[36,46],"errors":[39],"bits":[43],"within":[44,65],"an":[45],"window":[47],"at":[48,88],"baud":[50,67],"rate.":[51],"High":[52],"jitter":[53],"tolerance":[54],"performance":[55],"obtained":[57],"acquisition":[61],"can":[62],"be":[63],"achieved":[64],"one":[66],"period.":[68],"proposed":[70],"embodied":[73],"900":[75],"transistors":[76],"core":[79],"consumes":[81],"5":[82],"mW":[83],"1.2":[85],"V":[86],"supply":[87],"2.5":[89],"Gb/s.":[90],"Measured":[91],"results":[92],"verify":[93],"low-complexity":[101],"implementation":[102],"application.":[105]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}