{"id":"https://openalex.org/W2132832938","doi":"https://doi.org/10.1109/tvlsi.2009.2016726","title":"A 10-Gb/s CML I/O Circuit for Backplane Interconnection in 0.18-$\\mu$m CMOS Technology","display_name":"A 10-Gb/s CML I/O Circuit for Backplane Interconnection in 0.18-$\\mu$m CMOS Technology","publication_year":2009,"publication_date":"2009-04-15","ids":{"openalex":"https://openalex.org/W2132832938","doi":"https://doi.org/10.1109/tvlsi.2009.2016726","mag":"2132832938"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2009.2016726","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2009.2016726","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112624907","display_name":"Min-Sheng Kao","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Min-Sheng Kao","raw_affiliation_strings":["Institute of Communications Engineering, National Tsing Hua University, Hsinchu, Taiwan","Inst. of Commun. Eng., Nat. Tsing-Hua Univ., Hsinchu"],"affiliations":[{"raw_affiliation_string":"Institute of Communications Engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"Inst. of Commun. Eng., Nat. Tsing-Hua Univ., Hsinchu","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102151359","display_name":"Jen\u2010Ming Wu","orcid":"https://orcid.org/0000-0002-8474-1281"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jen-Ming Wu","raw_affiliation_strings":["Institute of Communications Engineering, Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","Dept. of Electr. Eng., Nat. Tsing Hua Univ., Hsinchu#TAB#"],"affiliations":[{"raw_affiliation_string":"Institute of Communications Engineering, Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Nat. Tsing Hua Univ., Hsinchu#TAB#","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006633881","display_name":"Chih-Hsing Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chih-Hsing Lin","raw_affiliation_strings":["Institute of Communications Engineering, Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","Dept. of Electr. Eng., Nat. Tsing Hua Univ., Hsinchu#TAB#"],"affiliations":[{"raw_affiliation_string":"Institute of Communications Engineering, Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Nat. Tsing Hua Univ., Hsinchu#TAB#","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065395238","display_name":"Fan-Ta Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Fan-Ta Chen","raw_affiliation_strings":["Institute of Communications Engineering, Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","Dept. of Electr. Eng., Nat. Tsing Hua Univ., Hsinchu#TAB#"],"affiliations":[{"raw_affiliation_string":"Institute of Communications Engineering, Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Nat. Tsing Hua Univ., Hsinchu#TAB#","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016723773","display_name":"Ching\u2010Te Chiu","orcid":"https://orcid.org/0000-0003-2818-1125"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ching-Te Chiu","raw_affiliation_strings":["Institute of Communications Engineering, and the Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan","Department of Computer Science, National Tsing Hua University, Hsinchu,"],"affiliations":[{"raw_affiliation_string":"Institute of Communications Engineering, and the Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"Department of Computer Science, National Tsing Hua University, Hsinchu,","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021456532","display_name":"Shawn S. H. Hsu","orcid":"https://orcid.org/0000-0002-0910-7096"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"S.S.H. Hsu","raw_affiliation_strings":["Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","Dept. of Electr. Eng., Nat. Tsing Hua Univ., Hsinchu#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Nat. Tsing Hua Univ., Hsinchu#TAB#","institution_ids":["https://openalex.org/I25846049"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5112624907"],"corresponding_institution_ids":["https://openalex.org/I25846049"],"apc_list":null,"apc_paid":null,"fwci":0.8972,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.77685305,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"17","issue":"5","first_page":"688","last_page":"696"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.694564700126648},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.6091043949127197},{"id":"https://openalex.org/keywords/backplane","display_name":"Backplane","score":0.546584963798523},{"id":"https://openalex.org/keywords/buffer-amplifier","display_name":"Buffer amplifier","score":0.5235773324966431},{"id":"https://openalex.org/keywords/current-mode-logic","display_name":"Current-mode logic","score":0.4842388331890106},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4831690192222595},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.46147653460502625},{"id":"https://openalex.org/keywords/duty-cycle","display_name":"Duty cycle","score":0.43073421716690063},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4222668409347534},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.38538146018981934},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.38010597229003906},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3778831958770752}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.694564700126648},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.6091043949127197},{"id":"https://openalex.org/C134256836","wikidata":"https://www.wikidata.org/wiki/Q545913","display_name":"Backplane","level":2,"score":0.546584963798523},{"id":"https://openalex.org/C127749002","wikidata":"https://www.wikidata.org/wiki/Q978470","display_name":"Buffer amplifier","level":4,"score":0.5235773324966431},{"id":"https://openalex.org/C2780295579","wikidata":"https://www.wikidata.org/wiki/Q5195108","display_name":"Current-mode logic","level":3,"score":0.4842388331890106},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4831690192222595},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.46147653460502625},{"id":"https://openalex.org/C199822604","wikidata":"https://www.wikidata.org/wiki/Q557120","display_name":"Duty cycle","level":3,"score":0.43073421716690063},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4222668409347534},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.38538146018981934},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.38010597229003906},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3778831958770752}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2009.2016726","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2009.2016726","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8700000047683716,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320322589","display_name":"Taiwan Semiconductor Manufacturing Company","ror":"https://ror.org/02wx79d08"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1518533735","https://openalex.org/W1550000977","https://openalex.org/W1770973595","https://openalex.org/W1972425367","https://openalex.org/W2004149480","https://openalex.org/W2029962038","https://openalex.org/W2046200884","https://openalex.org/W2067692201","https://openalex.org/W2117276363","https://openalex.org/W2119499683","https://openalex.org/W2120200547","https://openalex.org/W2128046830","https://openalex.org/W2142130114","https://openalex.org/W2159942889","https://openalex.org/W2169175827","https://openalex.org/W2498889477","https://openalex.org/W3017089570","https://openalex.org/W3150891300"],"related_works":["https://openalex.org/W2128423577","https://openalex.org/W4248234631","https://openalex.org/W2547180888","https://openalex.org/W2096197213","https://openalex.org/W2108930055","https://openalex.org/W2139890664","https://openalex.org/W2042323120","https://openalex.org/W1505253526","https://openalex.org/W2001920051","https://openalex.org/W2161492807"],"abstract_inverted_index":{"A":[0],"10-Gb/s":[1],"current":[2,62],"mode":[3],"logic":[4],"(CML)":[5],"input/output":[6],"(I/O)":[7],"circuit":[8,46],"for":[9,48],"backplane":[10],"interconnect":[11],"is":[12,124,137],"fabricated":[13],"in":[14,64,104,128],"0.18-mu":[15],"m":[16],"1P6M":[17],"CMOS":[18],"process.":[19],"Comparing":[20],"with":[21,33,61,78,90],"conventional":[22],"I/O":[23],"circuit,":[24],"this":[25],"work":[26],"consists":[27],"of":[28,73],"input":[29,110,118],"equalizer,":[30],"limiting":[31],"amplifier":[32],"active-load":[34],"inductive":[35,56],"peaking,":[36],"duty":[37],"cycle":[38],"correction":[39],"and":[40,58,116,131],"CML":[41],"output":[42,107],"buffer.":[43],"To":[44],"enhance":[45],"bandwidth":[47],"10-GB/s":[49],"operation,":[50],"several":[51],"techniques":[52],"include":[53],"active":[54,59],"load":[55],"peaking":[57,81],"feedback":[60],"buffer":[63],"Cherry-Hooper":[65],"topology.":[66],"With":[67],"these":[68],"techniques,":[69],"it":[70],"reduces":[71],"30%-65%":[72],"the":[74,87,132],"chip":[75,133],"area":[76],"comparing":[77],"on-chip":[79],"inductor":[80],"method.":[82],"This":[83],"design":[84],"also":[85],"passes":[86],"interoperability":[88],"test":[89],"switch":[91],"fabric":[92],"successfully.":[93],"It":[94],"provides":[95],"600-":[96],"mV":[97],"<sub":[98],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[99],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">pp</sub>":[100],"differential":[101],"voltage":[102,114],"swing":[103],"driving":[105],"50-Omega":[106],"loads,":[108],"40-dB":[109,113],"dynamic":[111],"range,":[112],"gain,":[115],"8-mV":[117],"sensitivity.":[119],"The":[120],"total":[121],"power":[122],"consumption":[123],"only":[125],"85":[126],"mW":[127],"1.8-V":[129],"supply":[130],"feature":[134],"die":[135],"size":[136],"700":[138],"mum":[139],"times":[140],"400":[141],"mum.":[142]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}