{"id":"https://openalex.org/W2109190450","doi":"https://doi.org/10.1109/tvlsi.2009.2015666","title":"VLSI Implementation of BCH Error Correction for Multilevel Cell NAND Flash Memory","display_name":"VLSI Implementation of BCH Error Correction for Multilevel Cell NAND Flash Memory","publication_year":2009,"publication_date":"2009-07-22","ids":{"openalex":"https://openalex.org/W2109190450","doi":"https://doi.org/10.1109/tvlsi.2009.2015666","mag":"2109190450"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2009.2015666","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2009.2015666","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5065064661","display_name":"Hyojin Choi","orcid":"https://orcid.org/0000-0002-1373-9790"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Hyojin Choi","raw_affiliation_strings":["School of Electrical Engineering, Seoul National University, Seoul, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering, Seoul National University, Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100431624","display_name":"Wei Liu","orcid":"https://orcid.org/0000-0001-5180-6563"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]},{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Wei Liu","raw_affiliation_strings":["Samsung Electronics Company Limited, Yongin si, South Korea","Seoul National University, Seoul, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Samsung Electronics Company Limited, Yongin si, South Korea","institution_ids":["https://openalex.org/I2250650973"]},{"raw_affiliation_string":"Seoul National University, Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113491293","display_name":"Wonyong Sung","orcid":null},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Wonyong Sung","raw_affiliation_strings":["School of Electrical Engineering, Seoul National University, Seoul, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering, Seoul National University, Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":6.4778,"has_fulltext":false,"cited_by_count":95,"citation_normalized_percentile":{"value":0.9629439,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":100},"biblio":{"volume":"18","issue":"5","first_page":"843","last_page":"847"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9957000017166138,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7899761199951172},{"id":"https://openalex.org/keywords/bch-code","display_name":"BCH code","score":0.7464309930801392},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.6892673969268799},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5833925008773804},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.5428504943847656},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5051279664039612},{"id":"https://openalex.org/keywords/flash-memory","display_name":"Flash memory","score":0.4810250401496887},{"id":"https://openalex.org/keywords/flash","display_name":"Flash (photography)","score":0.4393291771411896},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.43586188554763794},{"id":"https://openalex.org/keywords/flash-file-system","display_name":"Flash file system","score":0.4271894693374634},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.4116833508014679},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.36913228034973145},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.32477766275405884},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.3093864917755127},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.3085622787475586},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.29277873039245605},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.26834821701049805}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7899761199951172},{"id":"https://openalex.org/C42276685","wikidata":"https://www.wikidata.org/wiki/Q795705","display_name":"BCH code","level":3,"score":0.7464309930801392},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.6892673969268799},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5833925008773804},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.5428504943847656},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5051279664039612},{"id":"https://openalex.org/C2776531357","wikidata":"https://www.wikidata.org/wiki/Q174077","display_name":"Flash memory","level":2,"score":0.4810250401496887},{"id":"https://openalex.org/C2777526259","wikidata":"https://www.wikidata.org/wiki/Q221836","display_name":"Flash (photography)","level":2,"score":0.4393291771411896},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.43586188554763794},{"id":"https://openalex.org/C27670709","wikidata":"https://www.wikidata.org/wiki/Q5457555","display_name":"Flash file system","level":4,"score":0.4271894693374634},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.4116833508014679},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.36913228034973145},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.32477766275405884},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.3093864917755127},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.3085622787475586},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.29277873039245605},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.26834821701049805},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2009.2015666","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2009.2015666","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/8","display_name":"Decent work and economic growth","score":0.4300000071525574}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1990176214","https://openalex.org/W2063595777","https://openalex.org/W2075850503","https://openalex.org/W2095610619","https://openalex.org/W2111428562","https://openalex.org/W2124799219","https://openalex.org/W2130519732","https://openalex.org/W2139910577","https://openalex.org/W2140298219","https://openalex.org/W2942537621","https://openalex.org/W6679443768","https://openalex.org/W6680692099"],"related_works":["https://openalex.org/W2351735955","https://openalex.org/W2368755666","https://openalex.org/W628515903","https://openalex.org/W1994627759","https://openalex.org/W1985253609","https://openalex.org/W2492851785","https://openalex.org/W4253688525","https://openalex.org/W2382502424","https://openalex.org/W2128607743","https://openalex.org/W2440703972"],"abstract_inverted_index":{"Bit-error":[0],"correction":[1],"is":[2],"crucial":[3],"for":[4,24,47,61,113],"realizing":[5],"cost-effective":[6],"and":[7,17,71,81,92,102,110],"reliable":[8],"NAND":[9,58],"Flash-memory-based":[10],"storage":[11],"systems.":[12],"In":[13],"this":[14],"paper,":[15],"low-power":[16],"high-throughput":[18],"error-correction":[19],"circuits":[20,33],"have":[21],"been":[22],"developed":[23,32],"multilevel":[25],"cell":[26],"(MLC)":[27],"nand":[28],"Flash":[29,59],"memories.":[30],"The":[31,44,86,105],"employ":[34],"the":[35,53,66],"Bose-Chaudhuri-Hocquenghem":[36],"code":[37,67],"to":[38],"correct":[39],"multiple":[40],"random":[41],"bit":[42],"errors.":[43],"error-correcting":[45,75],"codes":[46],"them":[48],"are":[49,84,117],"designed":[50],"based":[51],"on":[52],"bit-error":[54],"characteristics":[55],"of":[56],"MLC":[57],"memories":[60],"solid-state":[62],"drives.":[63],"To":[64],"trade":[65],"rate,":[68],"circuit":[69],"complexity,":[70],"power":[72,108],"consumption,":[73,109],"three":[74,115],"architectures,":[76],"named":[77],"as":[78],"whole-page,":[79],"sector-pipelined,":[80],"multistrip":[82],"ones,":[83],"proposed.":[85],"VLSI":[87],"design":[88],"applies":[89],"both":[90],"algorithmic":[91],"architectural-level":[93],"optimizations":[94],"that":[95],"include":[96],"parallel":[97],"algorithm":[98],"transformation,":[99],"resource":[100],"sharing,":[101],"time":[103],"multiplexing.":[104],"chip":[106],"area,":[107],"throughput":[111],"results":[112],"these":[114],"architectures":[116],"presented.":[118]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":6},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":5},{"year":2018,"cited_by_count":10},{"year":2017,"cited_by_count":6},{"year":2016,"cited_by_count":6},{"year":2015,"cited_by_count":8},{"year":2014,"cited_by_count":12},{"year":2013,"cited_by_count":13},{"year":2012,"cited_by_count":8}],"updated_date":"2026-08-11T07:18:39.950985","created_date":"2025-10-10T00:00:00"}