{"id":"https://openalex.org/W2007066032","doi":"https://doi.org/10.1109/tvlsi.2009.2014772","title":"Accurate Predictive Interconnect Modeling for System-Level Design","display_name":"Accurate Predictive Interconnect Modeling for System-Level Design","publication_year":2009,"publication_date":"2009-11-23","ids":{"openalex":"https://openalex.org/W2007066032","doi":"https://doi.org/10.1109/tvlsi.2009.2014772","mag":"2007066032"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2009.2014772","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2009.2014772","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5009992367","display_name":"Luca P. Carloni","orcid":"https://orcid.org/0000-0001-5600-8931"},"institutions":[{"id":"https://openalex.org/I78577930","display_name":"Columbia University","ror":"https://ror.org/00hj8s172","country_code":"US","type":"education","lineage":["https://openalex.org/I78577930"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Luca P. Carloni","raw_affiliation_strings":["Department of Computer Science, Columbia University, New York, NY, USA","Dept. of Comput. Sci., Columbia Univ. at New York, Columbia, NY, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Columbia University, New York, NY, USA","institution_ids":["https://openalex.org/I78577930"]},{"raw_affiliation_string":"Dept. of Comput. Sci., Columbia Univ. at New York, Columbia, NY, USA","institution_ids":["https://openalex.org/I78577930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073362797","display_name":"Andrew B. Kahng","orcid":null},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Andrew B. Kahng","raw_affiliation_strings":["Department of Computer Science and Engineering and the Department of Electrical and Computer Engineering, University of California, San Diego, La Jolla, CA, USA","Dept. of Comput. Sci. & Eng., Univ. of California at San Diego, La Jolla, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering and the Department of Electrical and Computer Engineering, University of California, San Diego, La Jolla, CA, USA","institution_ids":["https://openalex.org/I36258959"]},{"raw_affiliation_string":"Dept. of Comput. Sci. & Eng., Univ. of California at San Diego, La Jolla, CA, USA","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113668854","display_name":"Swamy Muddu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210137977","display_name":"Advanced Micro Devices (United States)","ror":"https://ror.org/04kd6c783","country_code":"US","type":"company","lineage":["https://openalex.org/I4210137977"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Swamy V. Muddu","raw_affiliation_strings":["Advanced Micro Devices, Inc., Sunnyvale, CA, USA","[AMD, Sunnyvale, CA, USA]"],"affiliations":[{"raw_affiliation_string":"Advanced Micro Devices, Inc., Sunnyvale, CA, USA","institution_ids":["https://openalex.org/I4210137977"]},{"raw_affiliation_string":"[AMD, Sunnyvale, CA, USA]","institution_ids":["https://openalex.org/I4210137977"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006764452","display_name":"Alessandro Pinto","orcid":"https://orcid.org/0000-0001-8308-311X"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alessandro Pinto","raw_affiliation_strings":["Department of Electrical Engineering and Computer Sciences, University of California Berkeley, Berkeley, CA, USA","Dept. of Electr. Eng. & Comput. Sci., Univ. of California at Berkeley, Berkeley, CA, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Sciences, University of California Berkeley, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]},{"raw_affiliation_string":"Dept. of Electr. Eng. & Comput. Sci., Univ. of California at Berkeley, Berkeley, CA, USA#TAB#","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025604916","display_name":"Kambiz Samadi","orcid":null},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kambiz Samadi","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of California, San Diego, La Jolla, CA, USA","Dept. of Electr. & Comput. Eng., Univ. of California at San Diego, La Jolla, CA, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of California, San Diego, La Jolla, CA, USA","institution_ids":["https://openalex.org/I36258959"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Univ. of California at San Diego, La Jolla, CA, USA#TAB#","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5080475090","display_name":"Puneet Sharma","orcid":"https://orcid.org/0000-0001-5937-5382"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Puneet Sharma","raw_affiliation_strings":["Freescale Semiconductor, Inc., Austin, TX, USA",", Freescale Semiconductor, Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"Freescale Semiconductor, Inc., Austin, TX, USA","institution_ids":[]},{"raw_affiliation_string":", Freescale Semiconductor, Austin, TX, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5009992367"],"corresponding_institution_ids":["https://openalex.org/I78577930"],"apc_list":null,"apc_paid":null,"fwci":2.3999,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.89026381,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":96,"max":98},"biblio":{"volume":"18","issue":"4","first_page":"679","last_page":"684"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.7177324891090393},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6616782546043396},{"id":"https://openalex.org/keywords/matching","display_name":"Matching (statistics)","score":0.5015180110931396},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4952045977115631},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4674322009086609},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.44126054644584656},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3838409185409546},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3055562973022461},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23014935851097107},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.14293000102043152}],"concepts":[{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.7177324891090393},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6616782546043396},{"id":"https://openalex.org/C165064840","wikidata":"https://www.wikidata.org/wiki/Q1321061","display_name":"Matching (statistics)","level":2,"score":0.5015180110931396},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4952045977115631},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4674322009086609},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.44126054644584656},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3838409185409546},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3055562973022461},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23014935851097107},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.14293000102043152},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2009.2014772","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2009.2014772","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.6299999952316284}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":33,"referenced_works":["https://openalex.org/W1492580319","https://openalex.org/W1548168045","https://openalex.org/W1556480701","https://openalex.org/W1561157983","https://openalex.org/W2031360066","https://openalex.org/W2049925868","https://openalex.org/W2066169659","https://openalex.org/W2082888360","https://openalex.org/W2108816571","https://openalex.org/W2113377690","https://openalex.org/W2113615756","https://openalex.org/W2115045032","https://openalex.org/W2117520286","https://openalex.org/W2122608783","https://openalex.org/W2123184444","https://openalex.org/W2123859688","https://openalex.org/W2131066779","https://openalex.org/W2135742364","https://openalex.org/W2154249113","https://openalex.org/W2156463140","https://openalex.org/W2158894965","https://openalex.org/W2160642395","https://openalex.org/W2163626738","https://openalex.org/W2165437459","https://openalex.org/W2171825402","https://openalex.org/W2171938271","https://openalex.org/W3147363670","https://openalex.org/W4230077583","https://openalex.org/W4235055076","https://openalex.org/W4253638730","https://openalex.org/W4255541183","https://openalex.org/W6633748229","https://openalex.org/W6679531619"],"related_works":["https://openalex.org/W2502691491","https://openalex.org/W3142211975","https://openalex.org/W1879443270","https://openalex.org/W2018912978","https://openalex.org/W2130914040","https://openalex.org/W2119122672","https://openalex.org/W4292904049","https://openalex.org/W2136848245","https://openalex.org/W1978899622","https://openalex.org/W4213404769"],"abstract_inverted_index":{"We":[0,30,47],"propose":[1],"new":[2],"accurate":[3,38],"predictive":[4],"models":[5,34,41,50],"for":[6],"the":[7,52,62,67],"delay,":[8],"power,":[9],"and":[10,25,57,64],"area":[11],"of":[12,66],"buffered":[13],"interconnects":[14],"to":[15],"enable":[16],"a":[17],"more":[18,37],"effective":[19],"system-level":[20],"design":[21],"exploration":[22],"with":[23],"existing":[24],"future":[26],"nanometer":[27],"technology":[28],"processes.":[29],"show":[31,58],"that":[32,70],"our":[33,49],"are":[35,71],"significantly":[36],"than":[39],"previous":[40],"-":[42],"essentially":[43],"matching":[44],"sign-off":[45],"analyses.":[46],"integrate":[48],"in":[51],"COSI-OCC":[53],"communication":[54],"synthesis":[55],"infrastructure":[56],"how":[59],"they":[60],"impact":[61],"feasibility":[63],"optimality":[65],"network-on-chip":[68],"architectures":[69],"synthesized":[72],"by":[73],"this":[74],"tool.":[75]},"counts_by_year":[{"year":2019,"cited_by_count":4},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":5}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}