{"id":"https://openalex.org/W2109288479","doi":"https://doi.org/10.1109/tvlsi.2009.2014239","title":"Unified Logical Effort\u2014A Method for Delay Evaluation and Minimization in Logic Paths With $RC$ Interconnect","display_name":"Unified Logical Effort\u2014A Method for Delay Evaluation and Minimization in Logic Paths With $RC$ Interconnect","publication_year":2009,"publication_date":"2009-07-30","ids":{"openalex":"https://openalex.org/W2109288479","doi":"https://doi.org/10.1109/tvlsi.2009.2014239","mag":"2109288479"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2009.2014239","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2009.2014239","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034159041","display_name":"Arkadiy Morgenshtein","orcid":null},"institutions":[{"id":"https://openalex.org/I80687555","display_name":"Israel Electric (Israel)","ror":"https://ror.org/01p8dnv11","country_code":"IL","type":"company","lineage":["https://openalex.org/I80687555"]},{"id":"https://openalex.org/I174306211","display_name":"Technion \u2013 Israel Institute of Technology","ror":"https://ror.org/03qryx823","country_code":"IL","type":"education","lineage":["https://openalex.org/I174306211"]},{"id":"https://openalex.org/I4210104622","display_name":"Intel (Israel)","ror":"https://ror.org/027t2s119","country_code":"IL","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210104622"]}],"countries":["IL"],"is_corresponding":true,"raw_author_name":"Arkadiy Morgenshtein","raw_affiliation_strings":["Core CAD Technologies Group, Intel Corporation, Haifa, Israel","Department of Electrical Engineering, Technion-Israel Institute of Technology, Haifa, Israel"],"affiliations":[{"raw_affiliation_string":"Core CAD Technologies Group, Intel Corporation, Haifa, Israel","institution_ids":["https://openalex.org/I80687555","https://openalex.org/I4210104622"]},{"raw_affiliation_string":"Department of Electrical Engineering, Technion-Israel Institute of Technology, Haifa, Israel","institution_ids":["https://openalex.org/I174306211"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053517349","display_name":"Eby G. Friedman","orcid":"https://orcid.org/0000-0002-5549-7160"},"institutions":[{"id":"https://openalex.org/I5388228","display_name":"University of Rochester","ror":"https://ror.org/022kthw22","country_code":"US","type":"education","lineage":["https://openalex.org/I5388228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Eby G. Friedman","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Rochester, Rochester, NY, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Rochester, Rochester, NY, USA","institution_ids":["https://openalex.org/I5388228"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010407295","display_name":"Ran Ginosar","orcid":null},"institutions":[{"id":"https://openalex.org/I174306211","display_name":"Technion \u2013 Israel Institute of Technology","ror":"https://ror.org/03qryx823","country_code":"IL","type":"education","lineage":["https://openalex.org/I174306211"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Ran Ginosar","raw_affiliation_strings":["VLSI Systems Research Center, Department of Electrical Engineering, Technion-Israel Institute of Technology, Haifa, Israel"],"affiliations":[{"raw_affiliation_string":"VLSI Systems Research Center, Department of Electrical Engineering, Technion-Israel Institute of Technology, Haifa, Israel","institution_ids":["https://openalex.org/I174306211"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5051888366","display_name":"Avinoam Kolodny","orcid":null},"institutions":[{"id":"https://openalex.org/I174306211","display_name":"Technion \u2013 Israel Institute of Technology","ror":"https://ror.org/03qryx823","country_code":"IL","type":"education","lineage":["https://openalex.org/I174306211"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Avinoam Kolodny","raw_affiliation_strings":["Department of Electrical Engineering, Technion-Israel Institute of Technology, Haifa, Israel"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Technion-Israel Institute of Technology, Haifa, Israel","institution_ids":["https://openalex.org/I174306211"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5034159041"],"corresponding_institution_ids":["https://openalex.org/I174306211","https://openalex.org/I4210104622","https://openalex.org/I80687555"],"apc_list":null,"apc_paid":null,"fwci":2.4385,"has_fulltext":false,"cited_by_count":32,"citation_normalized_percentile":{"value":0.89315429,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"18","issue":"5","first_page":"689","last_page":"696"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.6574149131774902},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5941265821456909},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5501903295516968},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.539401650428772},{"id":"https://openalex.org/keywords/elmore-delay","display_name":"Elmore delay","score":0.5346421599388123},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5250927209854126},{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.47416985034942627},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.46281731128692627},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.43597328662872314},{"id":"https://openalex.org/keywords/domino-logic","display_name":"Domino logic","score":0.43306222558021545},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4319356381893158},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.4138863682746887},{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.4116242229938507},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.4111683964729309},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.3679753243923187},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.35889533162117004},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2869985103607178},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.28627973794937134},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.23086708784103394},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.13701769709587097},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.09021076560020447}],"concepts":[{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.6574149131774902},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5941265821456909},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5501903295516968},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.539401650428772},{"id":"https://openalex.org/C84434228","wikidata":"https://www.wikidata.org/wiki/Q4531332","display_name":"Elmore delay","level":4,"score":0.5346421599388123},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5250927209854126},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.47416985034942627},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.46281731128692627},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.43597328662872314},{"id":"https://openalex.org/C2777555262","wikidata":"https://www.wikidata.org/wiki/Q173391","display_name":"Domino logic","level":5,"score":0.43306222558021545},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4319356381893158},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.4138863682746887},{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.4116242229938507},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.4111683964729309},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.3679753243923187},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.35889533162117004},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2869985103607178},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.28627973794937134},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.23086708784103394},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.13701769709587097},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.09021076560020447},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":5,"locations":[{"id":"doi:10.1109/tvlsi.2009.2014239","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2009.2014239","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.104.926","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.104.926","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ee.technion.ac.il/matrics/papers/Unified Logical Effort-tr.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.222.7342","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.222.7342","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://webee.technion.ac.il/people/kolodny/ftp/ULE_TVLSI.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.300.8812","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.300.8812","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ece.rochester.edu/users/friedman/papers/TVLSI_10_ULE.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.509.9021","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.509.9021","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://webee.technion.ac.il/uploads/file/publication/612.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W1556480701","https://openalex.org/W1817545098","https://openalex.org/W1887349636","https://openalex.org/W1984588379","https://openalex.org/W2004809424","https://openalex.org/W2071693325","https://openalex.org/W2088115909","https://openalex.org/W2122219454","https://openalex.org/W2125778215","https://openalex.org/W2130324138","https://openalex.org/W2134576852","https://openalex.org/W2136397546","https://openalex.org/W2137433842","https://openalex.org/W2138983675","https://openalex.org/W2142100344","https://openalex.org/W2149810980","https://openalex.org/W2151817873","https://openalex.org/W2154930846","https://openalex.org/W2156557894","https://openalex.org/W2157298832","https://openalex.org/W2160521563","https://openalex.org/W2162583770","https://openalex.org/W2289531347","https://openalex.org/W2325769350","https://openalex.org/W4248888917","https://openalex.org/W6638491868"],"related_works":["https://openalex.org/W2114232017","https://openalex.org/W1927636319","https://openalex.org/W3015599398","https://openalex.org/W2792778858","https://openalex.org/W2188730438","https://openalex.org/W2367816239","https://openalex.org/W1997308464","https://openalex.org/W2123314372","https://openalex.org/W2114992783","https://openalex.org/W2097018473"],"abstract_inverted_index":{"The":[0,23,44,89,136],"unified":[1],"logical":[2,36],"effort":[3,37],"(ULE)":[4],"model":[5,92],"for":[6,27,46],"delay":[7,66,78,91],"evaluation":[8],"and":[9,18,99,134,155],"minimization":[10],"in":[11,39,50],"paths":[12,145],"composed":[13],"of":[14,34,42,86,96,105,123,132,143,150],"CMOS":[15],"logic":[16,52,144],"gates":[17,133],"resistive":[19],"wires":[20,56],"is":[21,57,62,74,138],"presented.":[22,59],"method":[24,110],"provides":[25],"conditions":[26],"timing":[28],"optimization":[29],"while":[30],"overcoming":[31],"the":[32,40,65,70,77,82,87,94,103,108,121,126,148],"limitations":[33],"standard":[35,113],"(LE)":[38],"presence":[41],"interconnects.":[43],"condition":[45,61],"optimal":[47],"gate":[48,71,97,118,153],"sizing":[49,98,131],"a":[51],"path":[53],"with":[54],"long":[55,124],"also":[58],"This":[60],"achieved":[63],"when":[64],"component":[67,79],"due":[68,80],"to":[69,76,81,112,140,146],"input":[72],"capacitance":[73],"equal":[75],"effective":[83],"output":[84],"resistance":[85],"gate.":[88],"ULE":[90,109],"unifies":[93],"problems":[95],"repeater":[100],"insertion:":[101],"In":[102,120],"case":[104,122],"negligible":[106],"interconnect,":[107],"converges":[111,128],"LE":[114],"optimization,":[115],"yielding":[116],"tapered":[117],"sizes.":[119],"wires,":[125],"solution":[127],"toward":[129],"uniform":[130],"repeaters.":[135],"technique":[137],"applied":[139],"various":[141],"types":[142],"demonstrate":[147],"influence":[149],"wire":[151],"length,":[152],"type,":[154],"technology.":[156]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":5},{"year":2016,"cited_by_count":3},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":3}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}