{"id":"https://openalex.org/W2096283348","doi":"https://doi.org/10.1109/tvlsi.2009.2014069","title":"A Fast Heuristic Algorithm for Multidomain Clock Skew Scheduling","display_name":"A Fast Heuristic Algorithm for Multidomain Clock Skew Scheduling","publication_year":2009,"publication_date":"2009-07-01","ids":{"openalex":"https://openalex.org/W2096283348","doi":"https://doi.org/10.1109/tvlsi.2009.2014069","mag":"2096283348"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2009.2014069","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2009.2014069","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112058834","display_name":"Min Ni","orcid":null},"institutions":[{"id":"https://openalex.org/I111979921","display_name":"Northwestern University","ror":"https://ror.org/000e0be47","country_code":"US","type":"education","lineage":["https://openalex.org/I111979921"]},{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Min Ni","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, Northwestern University, Evanston, IL, USA","Synopsys, Inc., Mountain View, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, Northwestern University, Evanston, IL, USA","institution_ids":["https://openalex.org/I111979921"]},{"raw_affiliation_string":"Synopsys, Inc., Mountain View, CA, USA","institution_ids":["https://openalex.org/I4210088951"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111716641","display_name":"Seda \u00d6\u01e7renci Memik","orcid":null},"institutions":[{"id":"https://openalex.org/I111979921","display_name":"Northwestern University","ror":"https://ror.org/000e0be47","country_code":"US","type":"education","lineage":["https://openalex.org/I111979921"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Seda Ogrenci Memik","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, Northwestern University, Evanston, IL, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, Northwestern University, Evanston, IL, USA","institution_ids":["https://openalex.org/I111979921"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5112058834"],"corresponding_institution_ids":["https://openalex.org/I111979921","https://openalex.org/I4210088951"],"apc_list":null,"apc_paid":null,"fwci":2.902,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.91406019,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"18","issue":"4","first_page":"630","last_page":"637"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.8371251821517944},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.7762751579284668},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.7552955150604248},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6756030321121216},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.6630996465682983},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5930657386779785},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.5764106512069702},{"id":"https://openalex.org/keywords/vector-clock","display_name":"Vector clock","score":0.5644987225532532},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.5551514625549316},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.5342105627059937},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5314646363258362},{"id":"https://openalex.org/keywords/heuristic","display_name":"Heuristic","score":0.5282886624336243},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.527435839176178},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5242376923561096},{"id":"https://openalex.org/keywords/clock-synchronization","display_name":"Clock synchronization","score":0.5165926218032837},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.4883396327495575},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.43674707412719727},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.4300110638141632},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.24566900730133057},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.19525477290153503},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.19423237442970276},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.180522620677948},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.13687124848365784},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.13191473484039307}],"concepts":[{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.8371251821517944},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.7762751579284668},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.7552955150604248},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6756030321121216},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.6630996465682983},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5930657386779785},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.5764106512069702},{"id":"https://openalex.org/C52563298","wikidata":"https://www.wikidata.org/wiki/Q1413349","display_name":"Vector clock","level":5,"score":0.5644987225532532},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.5551514625549316},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.5342105627059937},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5314646363258362},{"id":"https://openalex.org/C173801870","wikidata":"https://www.wikidata.org/wiki/Q201413","display_name":"Heuristic","level":2,"score":0.5282886624336243},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.527435839176178},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5242376923561096},{"id":"https://openalex.org/C129891060","wikidata":"https://www.wikidata.org/wiki/Q1513059","display_name":"Clock synchronization","level":4,"score":0.5165926218032837},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.4883396327495575},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.43674707412719727},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.4300110638141632},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.24566900730133057},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.19525477290153503},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.19423237442970276},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.180522620677948},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.13687124848365784},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.13191473484039307},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2009.2014069","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2009.2014069","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1511469799","https://openalex.org/W1516922759","https://openalex.org/W1975596503","https://openalex.org/W1988123824","https://openalex.org/W1992904457","https://openalex.org/W2011778848","https://openalex.org/W2076907308","https://openalex.org/W2092363855","https://openalex.org/W2102627413","https://openalex.org/W2126120837","https://openalex.org/W2133193036","https://openalex.org/W2135347849","https://openalex.org/W2142587000","https://openalex.org/W2149864516","https://openalex.org/W2173972090","https://openalex.org/W4231706861","https://openalex.org/W4238752581","https://openalex.org/W4243059613","https://openalex.org/W4250798430","https://openalex.org/W6682236896"],"related_works":["https://openalex.org/W2088914741","https://openalex.org/W4247180033","https://openalex.org/W2617666058","https://openalex.org/W2787237207","https://openalex.org/W2033989103","https://openalex.org/W2148462217","https://openalex.org/W2411759562","https://openalex.org/W1596690381","https://openalex.org/W2981406251","https://openalex.org/W2520965597"],"abstract_inverted_index":{"<para":[0],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[1],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[2],"In":[3,119],"the":[4,23,31,87,129,154,175,199,206,220,233,266],"most":[5],"general":[6],"form,":[7],"clock":[8,15,24,32,49,57,69,108,133,157,177,182],"skew":[9,66],"scheduling":[10],"(CSS)":[11],"generates":[12],"a":[13,55,74,116,124,150,168,188,237],"dedicated":[14],"delay":[16,58],"for":[17,59,111,127,211,232,254],"each":[18,51],"individual":[19],"sequential":[20,41,113],"component":[21],"in":[22,27,115,171,245],"distribution":[25],"network":[26,109],"order":[28,172],"to":[29,97,105,135,143,173,194],"minimize":[30],"period.":[33],"Multidomain":[34],"CSS":[35],"(MDCSS)":[36],"relieves":[37],"this":[38,120,144,212],"requirement.":[39],"Instead,":[40],"components":[42],"are":[43,71],"grouped":[44],"into":[45],"several":[46],"clusters":[47],"(called":[48],"domains),":[50],"of":[52,68,76,132,156,201,257],"which":[53],"has":[54],"uniform":[56],"all":[60,112],"registers":[61],"within":[62,149,222],"that":[63],"domain.":[64],"The":[65,140],"values":[67],"domains":[70,134,158,183],"provided":[72],"by":[73,138],"set":[75],"deskew":[77],"buffers":[78],"with":[79,167],"electrically":[80],"programmable":[81],"phase":[82],"shifts":[83],"and":[84,260],"injected":[85],"after":[86],"chip":[88],"is":[89,93,101,192],"manufactured.":[90],"This":[91],"technique":[92],"attractive":[94],"since,":[95],"due":[96],"process":[98],"variations,":[99],"it":[100],"becoming":[102],"overwhelmingly":[103],"difficult":[104],"create":[106],"precise":[107],"delays":[110],"elements":[114],"design":[117],"globally.":[118],"paper,":[121],"we":[122,204,218],"present":[123,205],"fast":[125,189],"algorithm":[126,191,210,264],"determining":[128],"minimum":[130,176],"number":[131,155],"be":[136,147,185],"used":[137],"MDCSS.":[139],"exact":[141],"solution":[142],"problem":[145,221],"cannot":[146,243],"found":[148],"reasonable":[151],"time":[152],"if":[153],"increases":[159],"beyond":[160],"three":[161,181],"domains.":[162,197],"We":[163],"show":[164,252],"that,":[165,253],"even":[166],"small-size":[169],"circuit,":[170],"obtain":[174],"period,":[178],"more":[179],"than":[180],"may":[184],"required.":[186],"Therefore,":[187],"heuristic":[190,209],"needed":[193],"identify":[195],"these":[196],"To":[198],"best":[200],"our":[202,250,263],"knowledge,":[203],"first":[207],"efficient":[208],"problem.":[213],"For":[214],"large":[215],"benchmark":[216],"circuits,":[217],"solve":[219],"14.7":[223],"min":[224,231],"on":[225],"average":[226],"(as":[227],"high":[228],"as":[229],"31.7":[230],"worst":[234],"case),":[235],"while":[236],"commercial":[238],"mixed-integer":[239],"linear":[240],"program":[241],"solver":[242],"finish":[244],"over":[246],"5":[247],"h.":[248],"Furthermore,":[249],"results":[251],"19":[255],"out":[256],"21":[258],"small-":[259],"medium-size":[261],"benchmarks,":[262],"yields":[265],"optimal":[267],"solution.":[268],"</para>":[269]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}