{"id":"https://openalex.org/W2137966900","doi":"https://doi.org/10.1109/tvlsi.2009.2013353","title":"LOPASS: A Low-Power Architectural Synthesis System for FPGAs With Interconnect Estimation and Optimization","display_name":"LOPASS: A Low-Power Architectural Synthesis System for FPGAs With Interconnect Estimation and Optimization","publication_year":2009,"publication_date":"2009-06-25","ids":{"openalex":"https://openalex.org/W2137966900","doi":"https://doi.org/10.1109/tvlsi.2009.2013353","mag":"2137966900"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2009.2013353","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2009.2013353","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5056321228","display_name":"Deming Chen","orcid":"https://orcid.org/0000-0002-3016-0270"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Deming Chen","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Illinois, Urbana-Champaign, Urbana, IL, USA","Dept of Electr. & Comput. Engg, Univ. of Illinois at Urbana-Champaign, Urbana, IL, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Illinois, Urbana-Champaign, Urbana, IL, USA","institution_ids":["https://openalex.org/I157725225"]},{"raw_affiliation_string":"Dept of Electr. & Comput. Engg, Univ. of Illinois at Urbana-Champaign, Urbana, IL, USA","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016776689","display_name":"Jason Cong","orcid":"https://orcid.org/0000-0003-2887-6963"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jason Cong","raw_affiliation_strings":["Computer Science Department, University of California, Los Angeles, Los Angeles, CA, USA","[Computer Science Department, University of California at Los Angeles, Los Angeles, CA, USA]"],"affiliations":[{"raw_affiliation_string":"Computer Science Department, University of California, Los Angeles, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I161318765"]},{"raw_affiliation_string":"[Computer Science Department, University of California at Los Angeles, Los Angeles, CA, USA]","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026730026","display_name":"Yiping Fan","orcid":"https://orcid.org/0000-0002-8430-4620"},"institutions":[{"id":"https://openalex.org/I4210151210","display_name":"Technical Design (United States)","ror":"https://ror.org/041cwwp58","country_code":"US","type":"company","lineage":["https://openalex.org/I4210151210"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yiping Fan","raw_affiliation_strings":["Auto ESL Design Technologies, Inc., Los Angeles, CA, USA","AutoESL Design Technol., Inc., Los Angeles, CA, USA"],"affiliations":[{"raw_affiliation_string":"Auto ESL Design Technologies, Inc., Los Angeles, CA, USA","institution_ids":[]},{"raw_affiliation_string":"AutoESL Design Technol., Inc., Los Angeles, CA, USA","institution_ids":["https://openalex.org/I4210151210"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039895106","display_name":"Lu Wan","orcid":null},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Lu Wan","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Illinois, Urbana-Champaign, Urbana, IL, USA","Dept of Electr. & Comput. Engg, Univ. of Illinois at Urbana-Champaign, Urbana, IL, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Illinois, Urbana-Champaign, Urbana, IL, USA","institution_ids":["https://openalex.org/I157725225"]},{"raw_affiliation_string":"Dept of Electr. & Comput. Engg, Univ. of Illinois at Urbana-Champaign, Urbana, IL, USA","institution_ids":["https://openalex.org/I157725225"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5056321228"],"corresponding_institution_ids":["https://openalex.org/I157725225"],"apc_list":null,"apc_paid":null,"fwci":1.8759,"has_fulltext":false,"cited_by_count":58,"citation_normalized_percentile":{"value":0.8658779,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"18","issue":"4","first_page":"564","last_page":"577"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.6044958233833313},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.587009608745575},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5584594011306763},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.5565581917762756},{"id":"https://openalex.org/keywords/power-optimization","display_name":"Power optimization","score":0.4824233949184418},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.48156169056892395},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.47292715311050415},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.38387271761894226},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.3721410632133484},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.36524176597595215},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.2719109058380127},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.11286574602127075}],"concepts":[{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.6044958233833313},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.587009608745575},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5584594011306763},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.5565581917762756},{"id":"https://openalex.org/C168292644","wikidata":"https://www.wikidata.org/wiki/Q10860336","display_name":"Power optimization","level":4,"score":0.4824233949184418},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.48156169056892395},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.47292715311050415},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.38387271761894226},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.3721410632133484},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.36524176597595215},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.2719109058380127},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.11286574602127075},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2009.2013353","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2009.2013353","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.206.434","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.206.434","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://cadlab.cs.ucla.edu/%7Econg/papers/LOPASS.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":39,"referenced_works":["https://openalex.org/W152924629","https://openalex.org/W1482950638","https://openalex.org/W1523051745","https://openalex.org/W1577039630","https://openalex.org/W1593965134","https://openalex.org/W1970296212","https://openalex.org/W2013409221","https://openalex.org/W2015540924","https://openalex.org/W2018040453","https://openalex.org/W2021115540","https://openalex.org/W2028954821","https://openalex.org/W2029541370","https://openalex.org/W2029853052","https://openalex.org/W2044935944","https://openalex.org/W2047303895","https://openalex.org/W2067414923","https://openalex.org/W2093332051","https://openalex.org/W2097521167","https://openalex.org/W2099676922","https://openalex.org/W2112942252","https://openalex.org/W2116586590","https://openalex.org/W2116976990","https://openalex.org/W2129183345","https://openalex.org/W2141248063","https://openalex.org/W2143880270","https://openalex.org/W2146306637","https://openalex.org/W2149513075","https://openalex.org/W2152180235","https://openalex.org/W2155314350","https://openalex.org/W2170510975","https://openalex.org/W2171413119","https://openalex.org/W2338905098","https://openalex.org/W4235515009","https://openalex.org/W4241239131","https://openalex.org/W4241806018","https://openalex.org/W4248172602","https://openalex.org/W4254807835","https://openalex.org/W4389946790","https://openalex.org/W6667393016"],"related_works":["https://openalex.org/W1777852485","https://openalex.org/W2171845075","https://openalex.org/W2169571474","https://openalex.org/W1754583446","https://openalex.org/W4321195214","https://openalex.org/W3148241561","https://openalex.org/W2035369415","https://openalex.org/W2543820790","https://openalex.org/W2610974872","https://openalex.org/W2044364864"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"present":[4],"a":[5,28,47,74,157],"low-power":[6],"architectural":[7],"synthesis":[8,119,131],"system":[9],"(LOPASS)":[10],"for":[11,33],"field-programmable":[12],"gate-array":[13],"(FPGA)":[14],"designs":[15],"with":[16,174],"interconnect":[17],"power":[18,31,37,70,145,172],"estimation":[19,66],"and":[20,44,56,64,72,86,147],"optimization.":[21,101],"LOPASS":[22,107,140,167],"includes":[23],"three":[24],"major":[25],"components:":[26],"1)":[27],"flexible":[29],"high-level":[30,118,130],"estimator":[32],"FPGAs":[34],"considering":[35],"the":[36,96],"consumption":[38,146],"of":[39],"various":[40],"FPGA":[41],"logic":[42],"components":[43],"interconnects;":[45],"2)":[46],"simulated-annealing":[48],"optimization":[49,113],"engine":[50],"that":[51,92,106],"carries":[52],"out":[53],"resource":[54],"selection":[55],"allocation,":[57],"scheduling,":[58],"functional":[59],"unit":[60],"binding,":[61,63],"register":[62,83],"interconnection":[65],"simultaneously":[67],"to":[68,115,126,156],"reduce":[69,93],"effectively;":[71],"3)":[73],"<i":[75,79,121,135,162],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[76,80,122,136,163],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">k</i>":[77],"-":[78],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">cofamily</i>":[81],"-based":[82],"binding":[84],"algorithm":[85,91],"an":[87,116,127,175],"efficient":[88],"port":[89],"assignment":[90],"interconnections":[94],"in":[95],"data":[97],"path":[98],"through":[99],"multiplexer":[100],"The":[102],"experimental":[103],"results":[104,110],"show":[105],"produces":[108],"promising":[109],"on":[111,144,150,153,171,178],"latency":[112],"compared":[114],"academic":[117],"tool":[120],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">SPARK</i>":[123],".":[124],"Compared":[125,155],"early":[128],"commercial":[129,159],"tool,":[132,160],"namely,":[133,161],"Synopsys":[134],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">Behavioral":[137],"Compiler</i>":[138],",":[139,166],"is":[141,168],"61.6%":[142],"better":[143,149,170],"10.6%":[148],"clock":[151,179],"period":[152],"average.":[154],"current":[158],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">Impulse":[164],"C</i>":[165],"31.1%":[169],"reduction":[173],"11.8%":[176],"penalty":[177],"period.":[180]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":8},{"year":2019,"cited_by_count":7},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":6},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":6},{"year":2012,"cited_by_count":5}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}