{"id":"https://openalex.org/W2019662106","doi":"https://doi.org/10.1109/tvlsi.2009.2012524","title":"Special Section on International Symposium on Networks-on-Chip (NOCS)","display_name":"Special Section on International Symposium on Networks-on-Chip (NOCS)","publication_year":2009,"publication_date":"2009-02-13","ids":{"openalex":"https://openalex.org/W2019662106","doi":"https://doi.org/10.1109/tvlsi.2009.2012524","mag":"2019662106"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2009.2012524","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2009.2012524","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5051888366","display_name":"Avinoam Kolodny","orcid":null},"institutions":[{"id":"https://openalex.org/I174306211","display_name":"Technion \u2013 Israel Institute of Technology","ror":"https://ror.org/03qryx823","country_code":"IL","type":"education","lineage":["https://openalex.org/I174306211"]}],"countries":["IL"],"is_corresponding":true,"raw_author_name":"Avinoam Kolodny","raw_affiliation_strings":["Department of Electrical Engineering, Technion-Israel Institute of Technology, Haifa, Israel","Department of Electrical Engineering, Technion??Israel Institute of Technology, Haifa, Israel"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Technion-Israel Institute of Technology, Haifa, Israel","institution_ids":["https://openalex.org/I174306211"]},{"raw_affiliation_string":"Department of Electrical Engineering, Technion??Israel Institute of Technology, Haifa, Israel","institution_ids":["https://openalex.org/I174306211"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057413185","display_name":"Li-Shiuan Peh","orcid":"https://orcid.org/0000-0001-9010-6519"},"institutions":[{"id":"https://openalex.org/I20089843","display_name":"Princeton University","ror":"https://ror.org/00hx57361","country_code":"US","type":"education","lineage":["https://openalex.org/I20089843"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Li-Shiuan Peh","raw_affiliation_strings":["Department of Electrical Engineering, Princeton University, Princeton, NJ, USA","[Dept. of Electrical Engineering, Princeton University, Princeton, NJ]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Princeton University, Princeton, NJ, USA","institution_ids":["https://openalex.org/I20089843"]},{"raw_affiliation_string":"[Dept. of Electrical Engineering, Princeton University, Princeton, NJ]","institution_ids":["https://openalex.org/I20089843"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5051888366"],"corresponding_institution_ids":["https://openalex.org/I174306211"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.11406501,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"17","issue":"3","first_page":"317","last_page":"318"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9751999974250793,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9635999798774719,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6986465454101562},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6604690551757812},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6417515277862549},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6003046035766602},{"id":"https://openalex.org/keywords/special-section","display_name":"Special section","score":0.5907953381538391},{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.57421875},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.5572945475578308},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5325324535369873},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.49982213973999023},{"id":"https://openalex.org/keywords/routing-protocol","display_name":"Routing protocol","score":0.4625508189201355},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.45862171053886414},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.44586315751075745},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.4153202772140503},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.25408563017845154},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20303326845169067},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.19941729307174683},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.1182786226272583}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6986465454101562},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6604690551757812},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6417515277862549},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6003046035766602},{"id":"https://openalex.org/C2993458768","wikidata":"https://www.wikidata.org/wiki/Q3477549","display_name":"Special section","level":2,"score":0.5907953381538391},{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.57421875},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.5572945475578308},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5325324535369873},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.49982213973999023},{"id":"https://openalex.org/C104954878","wikidata":"https://www.wikidata.org/wiki/Q1648707","display_name":"Routing protocol","level":3,"score":0.4625508189201355},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.45862171053886414},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.44586315751075745},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.4153202772140503},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.25408563017845154},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20303326845169067},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.19941729307174683},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.1182786226272583},{"id":"https://openalex.org/C61696701","wikidata":"https://www.wikidata.org/wiki/Q770766","display_name":"Engineering physics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2009.2012524","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2009.2012524","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2781601456","https://openalex.org/W3010631755","https://openalex.org/W2283105999","https://openalex.org/W2186482337","https://openalex.org/W2115502122","https://openalex.org/W2783276420","https://openalex.org/W4249576260","https://openalex.org/W1973645408","https://openalex.org/W4236118171","https://openalex.org/W2138401961"],"abstract_inverted_index":{"The":[0,28,41,60],"idea":[1],"for":[2],"this":[3],"special":[4],"section":[5],"started":[6],"with":[7],"the":[8,12,16,33,50,51],"intention":[9],"to":[10],"archive":[11],"top":[13],"papers":[14,31,44,63],"from":[15],"First":[17],"ACM/IEEE":[18],"International":[19],"Symposium":[20],"on":[21,23],"Networks":[22],"Chips":[24],"(NOCS)":[25],"in":[26,49],"2007.":[27],"first":[29],"two":[30,43,62],"tackle":[32,45],"tight":[34],"power":[35],"constraints":[36,55],"of":[37,53,56,67],"on-chip":[38],"network":[39],"design.":[40],"next":[42],"routing":[46],"protocol":[47],"design":[48],"face":[52],"VLSI":[54],"area":[57],"and":[58],"floorplanning.":[59],"last":[61],"present":[64],"case":[65],"studies":[66],"real":[68],"NoC-based":[69],"chip":[70],"implementations.":[71]},"counts_by_year":[{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}