{"id":"https://openalex.org/W2155304852","doi":"https://doi.org/10.1109/tvlsi.2008.2012054","title":"Asynchronous Computing in Sense Amplifier-Based Pass Transistor Logic","display_name":"Asynchronous Computing in Sense Amplifier-Based Pass Transistor Logic","publication_year":2009,"publication_date":"2009-06-10","ids":{"openalex":"https://openalex.org/W2155304852","doi":"https://doi.org/10.1109/tvlsi.2008.2012054","mag":"2155304852"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2008.2012054","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2008.2012054","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5066241253","display_name":"Tsung-Te Liu","orcid":"https://orcid.org/0000-0002-5433-9830"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Tsung-Te Liu","raw_affiliation_strings":["Berkeley Wireless Research Center, University of California, Berkeley, CA, USA"],"affiliations":[{"raw_affiliation_string":"Berkeley Wireless Research Center, University of California, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064490279","display_name":"Louis P. Alarc\u00f3n","orcid":null},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"L.P. Alarcon","raw_affiliation_strings":["Berkeley Wireless Research Center, University of California, Berkeley, CA, USA"],"affiliations":[{"raw_affiliation_string":"Berkeley Wireless Research Center, University of California, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074517415","display_name":"Matthew Pierson","orcid":null},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M.D. Pierson","raw_affiliation_strings":["Berkeley Wireless Research Center, University of California, Berkeley, CA, USA"],"affiliations":[{"raw_affiliation_string":"Berkeley Wireless Research Center, University of California, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5088933304","display_name":"Jan M. Rabaey","orcid":"https://orcid.org/0000-0001-6290-4855"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J.M. Rabaey","raw_affiliation_strings":["Berkeley Wireless Research Center, University of California, Berkeley, CA, USA"],"affiliations":[{"raw_affiliation_string":"Berkeley Wireless Research Center, University of California, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5066241253"],"corresponding_institution_ids":["https://openalex.org/I95457486"],"apc_list":null,"apc_paid":null,"fwci":2.3926,"has_fulltext":false,"cited_by_count":23,"citation_normalized_percentile":{"value":0.89429108,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"17","issue":"7","first_page":"883","last_page":"892"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6231397390365601},{"id":"https://openalex.org/keywords/sense-amplifier","display_name":"Sense amplifier","score":0.5817205905914307},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.5627275705337524},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.5268634557723999},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5231660008430481},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.46078646183013916},{"id":"https://openalex.org/keywords/sense","display_name":"Sense (electronics)","score":0.43309712409973145},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4312351644039154},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3680904507637024},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2005685567855835},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.16965684294700623},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1449609100818634},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.13004890084266663},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.1088595986366272},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.07628467679023743}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6231397390365601},{"id":"https://openalex.org/C32666082","wikidata":"https://www.wikidata.org/wiki/Q7450979","display_name":"Sense amplifier","level":3,"score":0.5817205905914307},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.5627275705337524},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5268634557723999},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5231660008430481},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.46078646183013916},{"id":"https://openalex.org/C143141573","wikidata":"https://www.wikidata.org/wiki/Q7450971","display_name":"Sense (electronics)","level":2,"score":0.43309712409973145},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4312351644039154},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3680904507637024},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2005685567855835},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.16965684294700623},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1449609100818634},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.13004890084266663},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.1088595986366272},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.07628467679023743}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2008.2012054","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2008.2012054","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.9100000262260437}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1606130300","https://openalex.org/W2018257140","https://openalex.org/W2024977123","https://openalex.org/W2048814237","https://openalex.org/W2098194061","https://openalex.org/W2111771399","https://openalex.org/W2118216565","https://openalex.org/W2127128585","https://openalex.org/W2150872535","https://openalex.org/W2155304852","https://openalex.org/W2157024459","https://openalex.org/W2487142227","https://openalex.org/W3103339143","https://openalex.org/W3143002681","https://openalex.org/W4231905827","https://openalex.org/W4251240676"],"related_works":["https://openalex.org/W2029990318","https://openalex.org/W2601845499","https://openalex.org/W2117344730","https://openalex.org/W4231592364","https://openalex.org/W2125441476","https://openalex.org/W2261845001","https://openalex.org/W1801034736","https://openalex.org/W2097965268","https://openalex.org/W1989206638","https://openalex.org/W223048161"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"the":[3,64,69,100],"design":[4],"and":[5,67,80,95,112],"implementation":[6],"of":[7,41],"a":[8,51,85],"low-energy":[9],"asynchronous":[10,42,82],"logic":[11,18],"topology":[12],"using":[13,30,84],"sense":[14],"amplifier-based":[15],"pass":[16,32],"transistor":[17,33],"(SAPTL).":[19],"The":[20,39,73],"SAPTL":[21,45,76,102],"structure":[22],"can":[23],"realize":[24],"very":[25],"low":[26,36],"energy":[27],"computation":[28,83],"by":[29],"low-leakage":[31],"networks":[34],"at":[35],"supply":[37],"voltages.":[38],"introduction":[40],"operation":[43],"in":[44,54,117],"further":[46],"improves":[47],"energy-delay":[48,107],"performance":[49],"without":[50],"significant":[52],"increase":[53],"hardware":[55],"complexity.":[56],"We":[57],"show":[58,98],"two":[59],"different":[60],"self-timed":[61,75,101,115],"approaches:":[62],"1)":[63],"bundled":[65,113],"data":[66,114],"2)":[68],"dual-rail":[70,104],"handshaking":[71],"protocol.":[72],"proposed":[74],"architectures":[77],"provide":[78],"robust":[79],"efficient":[81],"glitch-free":[86],"protocol":[87,105],"to":[88],"avoid":[89],"possible":[90],"dynamic":[91],"timing":[92],"hazards.":[93],"Simulation":[94],"measurement":[96],"results":[97],"that":[99],"with":[103],"exhibits":[106],"characteristics":[108],"better":[109],"than":[110],"synchronous":[111],"approaches":[116],"90-nm":[118],"CMOS.":[119]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}