{"id":"https://openalex.org/W2171129170","doi":"https://doi.org/10.1109/tvlsi.2008.2011801","title":"Constrained Asynchronous Ring Structures for Robust Digital Oscillators","display_name":"Constrained Asynchronous Ring Structures for Robust Digital Oscillators","publication_year":2009,"publication_date":"2009-03-12","ids":{"openalex":"https://openalex.org/W2171129170","doi":"https://doi.org/10.1109/tvlsi.2008.2011801","mag":"2171129170"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2008.2011801","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2008.2011801","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5047615757","display_name":"J. Hamon","orcid":null},"institutions":[{"id":"https://openalex.org/I106785703","display_name":"Institut polytechnique de Grenoble","ror":"https://ror.org/05sbt2524","country_code":"FR","type":"education","lineage":["https://openalex.org/I106785703","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"J. Hamon","raw_affiliation_strings":["CIS Group, TIMA Laboratory, Grenoble Institute of Technology (INPG), Grenoble, France","TIMA - Techniques de l'Informatique et de la Micro\u00e9lectronique pour l'Architecture des syst\u00e8mes int\u00e9gr\u00e9s (46 avenue F\u00e9lix Viallet\r\n38031 GRENOBLE Cedex 1 - France)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CIS Group, TIMA Laboratory, Grenoble Institute of Technology (INPG), Grenoble, France","institution_ids":["https://openalex.org/I106785703","https://openalex.org/I4210087012"]},{"raw_affiliation_string":"TIMA - Techniques de l'Informatique et de la Micro\u00e9lectronique pour l'Architecture des syst\u00e8mes int\u00e9gr\u00e9s (46 avenue F\u00e9lix Viallet\r\n38031 GRENOBLE Cedex 1 - France)","institution_ids":["https://openalex.org/I4210087012"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038428972","display_name":"Laurent Fesquet","orcid":"https://orcid.org/0000-0002-6045-8510"},"institutions":[{"id":"https://openalex.org/I106785703","display_name":"Institut polytechnique de Grenoble","ror":"https://ror.org/05sbt2524","country_code":"FR","type":"education","lineage":["https://openalex.org/I106785703","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"L. Fesquet","raw_affiliation_strings":["CIS Group, TIMA Laboratory, Grenoble Institute of Technology (INPG), Grenoble, France","TIMA - Techniques de l'Informatique et de la Micro\u00e9lectronique pour l'Architecture des syst\u00e8mes int\u00e9gr\u00e9s (46 avenue F\u00e9lix Viallet\r\n38031 GRENOBLE Cedex 1 - France)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CIS Group, TIMA Laboratory, Grenoble Institute of Technology (INPG), Grenoble, France","institution_ids":["https://openalex.org/I106785703","https://openalex.org/I4210087012"]},{"raw_affiliation_string":"TIMA - Techniques de l'Informatique et de la Micro\u00e9lectronique pour l'Architecture des syst\u00e8mes int\u00e9gr\u00e9s (46 avenue F\u00e9lix Viallet\r\n38031 GRENOBLE Cedex 1 - France)","institution_ids":["https://openalex.org/I4210087012"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037667179","display_name":"B. Miscopein","orcid":null},"institutions":[{"id":"https://openalex.org/I19370010","display_name":"Orange (France)","ror":"https://ror.org/035j0tq82","country_code":"FR","type":"company","lineage":["https://openalex.org/I19370010"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"B. Miscopein","raw_affiliation_strings":["Orange Laboratories, France Telecom, Meylan, France","FT R&D - France T\u00e9l\u00e9com Recherche & D\u00e9veloppement (France)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Orange Laboratories, France Telecom, Meylan, France","institution_ids":["https://openalex.org/I19370010"]},{"raw_affiliation_string":"FT R&D - France T\u00e9l\u00e9com Recherche & D\u00e9veloppement (France)","institution_ids":["https://openalex.org/I19370010"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5017617798","display_name":"Marc Renaudin","orcid":null},"institutions":[{"id":"https://openalex.org/I4210161189","display_name":"ProbaYes (France)","ror":"https://ror.org/05nb5x242","country_code":"FR","type":"company","lineage":["https://openalex.org/I4210161189"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"M. Renaudin","raw_affiliation_strings":["Tiempo SAS, Montbonnot, France","Tiempo Secure [Montbonnot Saint Martin] (110 rue Blaise Pascal B\u00e2timent Viseo \u2013 Inovall\u00e9e 38330 Montbonnot Saint Martin - France)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tiempo SAS, Montbonnot, France","institution_ids":["https://openalex.org/I4210161189"]},{"raw_affiliation_string":"Tiempo Secure [Montbonnot Saint Martin] (110 rue Blaise Pascal B\u00e2timent Viseo \u2013 Inovall\u00e9e 38330 Montbonnot Saint Martin - France)","institution_ids":["https://openalex.org/I4210161189"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3003,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.66494535,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"17","issue":"7","first_page":"907","last_page":"919"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6929854154586792},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.665307343006134},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.6583711504936218},{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.6497184038162231},{"id":"https://openalex.org/keywords/ring-oscillator","display_name":"Ring oscillator","score":0.6113771796226501},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5307393670082092},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.48052963614463806},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4796050786972046},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.453419029712677},{"id":"https://openalex.org/keywords/sensitivity","display_name":"Sensitivity (control systems)","score":0.41055572032928467},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.29289504885673523},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13543352484703064},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.13276076316833496},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10717800259590149}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6929854154586792},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.665307343006134},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.6583711504936218},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.6497184038162231},{"id":"https://openalex.org/C104111718","wikidata":"https://www.wikidata.org/wiki/Q2153973","display_name":"Ring oscillator","level":3,"score":0.6113771796226501},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5307393670082092},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.48052963614463806},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4796050786972046},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.453419029712677},{"id":"https://openalex.org/C21200559","wikidata":"https://www.wikidata.org/wiki/Q7451068","display_name":"Sensitivity (control systems)","level":2,"score":0.41055572032928467},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.29289504885673523},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13543352484703064},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.13276076316833496},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10717800259590149},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2008.2011801","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2008.2011801","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:HAL:hal-00422313v1","is_oa":false,"landing_page_url":"https://hal.science/hal-00422313","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2009, 17 (7), pp.907-919. ⟨10.1109/TVLSI.2008.2011801⟩","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.4399999976158142,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1562054836","https://openalex.org/W1874195712","https://openalex.org/W2119857683","https://openalex.org/W2151089459","https://openalex.org/W2159479624","https://openalex.org/W2171280433","https://openalex.org/W4231905827"],"related_works":["https://openalex.org/W3008339103","https://openalex.org/W2404647514","https://openalex.org/W1667647204","https://openalex.org/W4247536566","https://openalex.org/W3119814709","https://openalex.org/W2018477250","https://openalex.org/W1508895727","https://openalex.org/W4241418540","https://openalex.org/W2725786787","https://openalex.org/W2086539401"],"abstract_inverted_index":{"On-chip":[0],"digital":[1,47],"oscillators":[2,48,93],"are":[3,62,145],"ubiquitous":[4],"in":[5,10,105],"every":[6],"communication":[7,15],"applications":[8],"like":[9],"RF":[11],"architectures":[12,144],"or":[13,57],"intra-chip":[14],"systems.":[16],"Actually,":[17],"their":[18,26,35,51,135],"integration":[19],"to":[20,28,53,66,95,107,137,147,181],"the":[21,74,87,125,174,179,198,203],"standard":[22],"CMOS":[23],"design":[24,193],"flow,":[25],"ability":[27,180],"generate":[29],"high-frequency":[30],"signals,":[31],"as":[32,34,109],"well":[33],"configurability":[36],"make":[37],"them":[38],"really":[39],"attractive":[40],"for":[41,80],"designers.":[42],"However,":[43],"these":[44,67],"kinds":[45,68],"of":[46,69,76,86,128,150,153,202],"suffer":[49],"from":[50],"sensitivity":[52],"any":[54],"process,":[55],"voltage,":[56],"temperature":[58],"variations.":[59,70],"Self-timed":[60],"systems":[61],"usually":[63],"considered":[64],"robust":[65],"This":[71],"paper":[72,175],"proposes":[73],"use":[75],"self-timed":[77,130],"ring":[78,117,143,192],"structures":[79],"generating":[81],"high-resolution":[82],"timing":[83,123],"signals.":[84],"One":[85],"main":[88],"difficulties":[89],"when":[90],"designing":[91],"such":[92],"is":[94,132,140,158],"avoid":[96],"burst":[97,184],"oscillating":[98,129,185],"modes":[99,186],"and":[100,134,156,169,200],"produce":[101],"uniformly":[102],"spaced":[103],"events":[104],"order":[106],"act":[108],"a":[110,115,164,189],"periodic":[111],"time-base.":[112],"Based":[113],"on":[114],"high-level":[116],"model,":[118],"enriched":[119],"with":[120,178],"stage":[121],"switching":[122],"information,":[124],"temporal":[126],"behavior":[127],"rings":[131],"studied":[133],"robustness":[136],"process":[138],"variability":[139],"evaluated.":[141],"Several":[142],"explored":[146],"take":[148],"advantage":[149],"complex":[151],"combination":[152],"stages":[154],"I/Os":[155],"it":[157],"shown":[159],"that":[160],"one":[161],"can":[162],"tune":[163],"tradeoff":[165],"between":[166],"oscillation":[167],"period":[168],"signal":[170],"stability.":[171],"In":[172],"addition,":[173],"provides":[176],"designers":[177],"easily":[182],"prevent":[183],"by":[187],"applying":[188],"very":[190],"tractable":[191],"rule.":[194],"Electrical":[195],"simulations":[196],"demonstrate":[197],"correctness":[199],"efficiency":[201],"approach.":[204]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}