{"id":"https://openalex.org/W2168296432","doi":"https://doi.org/10.1109/tvlsi.2008.2011555","title":"FPGA Design for Timing Yield Under Process Variations","display_name":"FPGA Design for Timing Yield Under Process Variations","publication_year":2009,"publication_date":"2009-03-12","ids":{"openalex":"https://openalex.org/W2168296432","doi":"https://doi.org/10.1109/tvlsi.2008.2011555","mag":"2168296432"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2008.2011555","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2008.2011555","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100576186","display_name":"Akhilesh Kumar","orcid":null},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Akhilesh Kumar","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, ONT, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, ONT, Canada","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112829693","display_name":"Mohab Anis","orcid":null},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Mohab Anis","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, ONT, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, ONT, Canada","institution_ids":["https://openalex.org/I151746483"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.3569,"has_fulltext":false,"cited_by_count":24,"citation_normalized_percentile":{"value":0.92642457,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"18","issue":"3","first_page":"423","last_page":"435"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.872005045413971},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.6507670879364014},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.6488701701164246},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.6108472943305969},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6026294231414795},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.5674759745597839},{"id":"https://openalex.org/keywords/yield","display_name":"Yield (engineering)","score":0.5604782104492188},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5316736102104187},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.4941437542438507},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4655962884426117},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.4526824355125427},{"id":"https://openalex.org/keywords/programmable-array-logic","display_name":"Programmable Array Logic","score":0.42341357469558716},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.40160417556762695},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.39409828186035156},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.24706006050109863},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23110902309417725},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.12207350134849548}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.872005045413971},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.6507670879364014},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.6488701701164246},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.6108472943305969},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6026294231414795},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.5674759745597839},{"id":"https://openalex.org/C134121241","wikidata":"https://www.wikidata.org/wiki/Q899301","display_name":"Yield (engineering)","level":2,"score":0.5604782104492188},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5316736102104187},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.4941437542438507},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4655962884426117},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.4526824355125427},{"id":"https://openalex.org/C113323844","wikidata":"https://www.wikidata.org/wiki/Q1378651","display_name":"Programmable Array Logic","level":5,"score":0.42341357469558716},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.40160417556762695},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.39409828186035156},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.24706006050109863},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23110902309417725},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.12207350134849548},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C191897082","wikidata":"https://www.wikidata.org/wiki/Q11467","display_name":"Metallurgy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2008.2011555","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2008.2011555","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":42,"referenced_works":["https://openalex.org/W1523051745","https://openalex.org/W1963746503","https://openalex.org/W2035925997","https://openalex.org/W2046245205","https://openalex.org/W2046737467","https://openalex.org/W2055112469","https://openalex.org/W2084083833","https://openalex.org/W2094806828","https://openalex.org/W2098213448","https://openalex.org/W2115596773","https://openalex.org/W2117648153","https://openalex.org/W2120116751","https://openalex.org/W2126460975","https://openalex.org/W2128090256","https://openalex.org/W2132389735","https://openalex.org/W2132554587","https://openalex.org/W2136328167","https://openalex.org/W2150526221","https://openalex.org/W2157406114","https://openalex.org/W2160181362","https://openalex.org/W2160840734","https://openalex.org/W2161344439","https://openalex.org/W2161359960","https://openalex.org/W2163262735","https://openalex.org/W2167077570","https://openalex.org/W3143002681","https://openalex.org/W3145114283","https://openalex.org/W3152061493","https://openalex.org/W4230515499","https://openalex.org/W4235956239","https://openalex.org/W4240374004","https://openalex.org/W4240704676","https://openalex.org/W4241106279","https://openalex.org/W4243164749","https://openalex.org/W4249223601","https://openalex.org/W4254323093","https://openalex.org/W4254506919","https://openalex.org/W6641173315","https://openalex.org/W6641884055","https://openalex.org/W6664650268","https://openalex.org/W6677456195","https://openalex.org/W6683663920"],"related_works":["https://openalex.org/W3092420867","https://openalex.org/W2115729972","https://openalex.org/W1589728323","https://openalex.org/W2042032654","https://openalex.org/W128247939","https://openalex.org/W2158291854","https://openalex.org/W2123535323","https://openalex.org/W2165340891","https://openalex.org/W1921315784","https://openalex.org/W2134944363"],"abstract_inverted_index":{"Yield":[0],"loss":[1],"due":[2],"to":[3,57,109,131],"timing":[4,78,112,126],"failures":[5],"results":[6,115],"in":[7,22,27,45,76],"diminished":[8],"returns":[9],"for":[10,67,72,80],"field-programmable":[11],"gate":[12],"arrays":[13],"(FPGAs),":[14],"and":[15,91,102],"is":[16,48,107],"aggravated":[17],"under":[18,34],"increased":[19],"process":[20,35,59],"variations":[21,36,60,74],"scaled":[23],"technologies.":[24],"The":[25],"uncertainty":[26],"the":[28,39,46,111,118],"critical":[29],"delay":[30,40],"of":[31,41,88,120,129],"a":[32,84,99],"circuit":[33,47],"exists":[37],"because":[38,87],"each":[42],"logic":[43],"element":[44],"no":[49],"longer":[50],"deterministic.":[51],"Traditionally,":[52],"FPGAs":[53,82],"have":[54],"been":[55],"designed":[56],"manage":[58],"through":[61],"speed":[62],"binning,":[63],"which":[64],"works":[65],"well":[66],"inter-die":[68],"variations,":[69],"but":[70],"not":[71],"intra-die":[73],"resulting":[75],"reduced":[77],"yield":[79,127],"FPGAs.":[81],"present":[83],"unique":[85],"challenge":[86],"their":[89],"programmability":[90],"unknown":[92],"end":[93],"user":[94],"application.":[95],"In":[96],"this":[97],"paper,":[98],"novel":[100],"architecture":[101],"computer-aided":[103],"design":[104,122],"co-design":[105],"technique":[106,123],"proposed":[108,121],"improve":[110],"yield.":[113],"Experimental":[114],"indicate":[116],"that":[117],"use":[119],"can":[124],"achieve":[125],"improvement":[128],"up":[130],"68%.":[132]},"counts_by_year":[{"year":2019,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":7},{"year":2012,"cited_by_count":4}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}