{"id":"https://openalex.org/W2144578269","doi":"https://doi.org/10.1109/tvlsi.2008.2011239","title":"A Case Study for NoC-Based Homogeneous MPSoC Architectures","display_name":"A Case Study for NoC-Based Homogeneous MPSoC Architectures","publication_year":2009,"publication_date":"2009-02-13","ids":{"openalex":"https://openalex.org/W2144578269","doi":"https://doi.org/10.1109/tvlsi.2008.2011239","mag":"2144578269"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2008.2011239","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2008.2011239","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006172044","display_name":"Sergio V. Tota","orcid":null},"institutions":[{"id":"https://openalex.org/I1331384533","display_name":"University of Hawaii System","ror":"https://ror.org/03tzaeb71","country_code":"US","type":"education","lineage":["https://openalex.org/I1331384533"]},{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT","US"],"is_corresponding":false,"raw_author_name":"S.V. Tota","raw_affiliation_strings":["Department of Electrical Engineering, University of Hawai, Honolulu, HI, USA","Dipt. di Elettron., Politec. di Torino, Torino"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Hawai, Honolulu, HI, USA","institution_ids":["https://openalex.org/I1331384533"]},{"raw_affiliation_string":"Dipt. di Elettron., Politec. di Torino, Torino","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036528695","display_name":"Mario R. Casu","orcid":"https://orcid.org/0000-0002-1026-0178"},"institutions":[{"id":"https://openalex.org/I1331384533","display_name":"University of Hawaii System","ror":"https://ror.org/03tzaeb71","country_code":"US","type":"education","lineage":["https://openalex.org/I1331384533"]},{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT","US"],"is_corresponding":false,"raw_author_name":"M.R. Casu","raw_affiliation_strings":["Department of Electrical Engineering, University of Hawai, Honolulu, HI, USA","Dipt. di Elettron., Politec. di Torino, Torino"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Hawai, Honolulu, HI, USA","institution_ids":["https://openalex.org/I1331384533"]},{"raw_affiliation_string":"Dipt. di Elettron., Politec. di Torino, Torino","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045326285","display_name":"Massimo Ruo Roch","orcid":"https://orcid.org/0000-0001-7313-8017"},"institutions":[{"id":"https://openalex.org/I1331384533","display_name":"University of Hawaii System","ror":"https://ror.org/03tzaeb71","country_code":"US","type":"education","lineage":["https://openalex.org/I1331384533"]},{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT","US"],"is_corresponding":false,"raw_author_name":"M.R. Roch","raw_affiliation_strings":["Department of Electrical Engineering, University of Hawai, Honolulu, HI, USA","Dipt. di Elettron., Politec. di Torino, Torino"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Hawai, Honolulu, HI, USA","institution_ids":["https://openalex.org/I1331384533"]},{"raw_affiliation_string":"Dipt. di Elettron., Politec. di Torino, Torino","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052069851","display_name":"L. Macchiarulo","orcid":"https://orcid.org/0009-0004-1141-0344"},"institutions":[{"id":"https://openalex.org/I1331384533","display_name":"University of Hawaii System","ror":"https://ror.org/03tzaeb71","country_code":"US","type":"education","lineage":["https://openalex.org/I1331384533"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"L. Macchiarulo","raw_affiliation_strings":["Department of Electrical Engineering, University of Hawai, Honolulu, HI, USA","Dept. of Electr. Eng., Univ. of Hawaii, Honolulu, HI"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Hawai, Honolulu, HI, USA","institution_ids":["https://openalex.org/I1331384533"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Univ. of Hawaii, Honolulu, HI","institution_ids":["https://openalex.org/I1331384533"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5077512098","display_name":"Maurizio Zamboni","orcid":"https://orcid.org/0000-0001-8179-5973"},"institutions":[{"id":"https://openalex.org/I1331384533","display_name":"University of Hawaii System","ror":"https://ror.org/03tzaeb71","country_code":"US","type":"education","lineage":["https://openalex.org/I1331384533"]},{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT","US"],"is_corresponding":false,"raw_author_name":"M. Zamboni","raw_affiliation_strings":["Department of Electrical Engineering, University of Hawai, Honolulu, HI, USA","Dipt. di Elettron., Politec. di Torino, Torino"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Hawai, Honolulu, HI, USA","institution_ids":["https://openalex.org/I1331384533"]},{"raw_affiliation_string":"Dipt. di Elettron., Politec. di Torino, Torino","institution_ids":["https://openalex.org/I177477856"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":4.9872,"has_fulltext":false,"cited_by_count":27,"citation_normalized_percentile":{"value":0.95582732,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"17","issue":"3","first_page":"384","last_page":"388"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9947999715805054,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9932000041007996,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.7582259178161621},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7321808338165283},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6868516802787781},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6494572758674622},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6490274667739868},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6018003821372986},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.5774779319763184},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.5284868478775024},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.46543067693710327},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4570164978504181},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.45310965180397034},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.35622334480285645},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3271709978580475},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.0867939293384552}],"concepts":[{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.7582259178161621},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7321808338165283},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6868516802787781},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6494572758674622},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6490274667739868},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6018003821372986},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.5774779319763184},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.5284868478775024},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.46543067693710327},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4570164978504181},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.45310965180397034},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.35622334480285645},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3271709978580475},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0867939293384552}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2008.2011239","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2008.2011239","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1548168045","https://openalex.org/W1554498313","https://openalex.org/W1580327099","https://openalex.org/W1589918049","https://openalex.org/W1844553361","https://openalex.org/W2040412273","https://openalex.org/W2120538858","https://openalex.org/W2125357468","https://openalex.org/W2134693673","https://openalex.org/W2145021036","https://openalex.org/W2147471190","https://openalex.org/W2153733042","https://openalex.org/W2166925534","https://openalex.org/W2167920437","https://openalex.org/W2814428103","https://openalex.org/W4238549726"],"related_works":["https://openalex.org/W4281711577","https://openalex.org/W2178653557","https://openalex.org/W2106200299","https://openalex.org/W2994908368","https://openalex.org/W2502691491","https://openalex.org/W1976012348","https://openalex.org/W2002682434","https://openalex.org/W2137671689","https://openalex.org/W4387782849","https://openalex.org/W2120080222"],"abstract_inverted_index":{"The":[0,78],"many-core":[1],"design":[2,44],"paradigm":[3],"requires":[4],"flexible":[5],"and":[6,9,58,120],"modular":[7],"hardware":[8,56],"software":[10],"components":[11,35],"to":[12,17,27],"provide":[13],"the":[14,30,33,37,50,66,74],"required":[15],"scalability":[16],"next-generation":[18],"on-chip":[19],"multiprocessor":[20,70],"architectures.":[21],"A":[22],"multidisciplinary":[23],"approach":[24],"is":[25],"necessary":[26],"consider":[28],"all":[29],"interactions":[31],"between":[32],"different":[34],"of":[36,52,68,110,118],"design.":[38],"In":[39],"this":[40],"paper,":[41],"a":[42,69,124],"complete":[43],"methodology":[45],"that":[46,115],"tackles":[47],"at":[48],"once":[49],"aspects":[51],"system":[53],"level":[54],"modeling,":[55],"architecture,":[57],"programming":[59],"model":[60],"has":[61,91],"been":[62,92],"successfully":[63],"used":[64],"for":[65],"implementation":[67],"network-on-chip":[71],"(NoC)-based":[72],"system,":[73],"NoCRay":[75],"graphic":[76],"accelerator.":[77],"design,":[79],"based":[80],"on":[81],"16":[82],"processors,":[83],"after":[84],"prototyping":[85],"with":[86],"field-programmable":[87],"gate":[88],"array":[89,117],"(FPGA),":[90],"laid":[93],"out":[94],"in":[95],"90-nm":[96],"technology.":[97],"Post-layout":[98],"results":[99],"show":[100,114],"very":[101],"low":[102],"power,":[103],"area,":[104],"as":[105,107],"well":[106],"500":[108],"MHz":[109],"clock":[111],"frequency.":[112],"Results":[113],"an":[116],"small":[119],"simple":[121],"processors":[122],"outperform":[123],"single":[125],"high-end":[126],"general":[127],"purpose":[128],"processor.":[129]},"counts_by_year":[{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}