{"id":"https://openalex.org/W2096734593","doi":"https://doi.org/10.1109/tvlsi.2008.2009113","title":"A New VLSI Architecture of Parallel Multiplier\u2013Accumulator Based on Radix-2 Modified Booth Algorithm","display_name":"A New VLSI Architecture of Parallel Multiplier\u2013Accumulator Based on Radix-2 Modified Booth Algorithm","publication_year":2009,"publication_date":"2009-11-23","ids":{"openalex":"https://openalex.org/W2096734593","doi":"https://doi.org/10.1109/tvlsi.2008.2009113","mag":"2096734593"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2008.2009113","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2008.2009113","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016512082","display_name":"Young-Ho Seo","orcid":"https://orcid.org/0000-0003-1046-395X"},"institutions":[{"id":"https://openalex.org/I161024014","display_name":"Kwangwoon University","ror":"https://ror.org/02e9zc863","country_code":"KR","type":"education","lineage":["https://openalex.org/I161024014"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Young-Ho Seo","raw_affiliation_strings":["Kwangwoon University, Seoul, South Korea","Kwangwoon University; Seoul South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Kwangwoon University, Seoul, South Korea","institution_ids":["https://openalex.org/I161024014"]},{"raw_affiliation_string":"Kwangwoon University; Seoul South Korea","institution_ids":["https://openalex.org/I161024014"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100359358","display_name":"Dong-Wook Kim","orcid":"https://orcid.org/0000-0002-4668-743X"},"institutions":[{"id":"https://openalex.org/I161024014","display_name":"Kwangwoon University","ror":"https://ror.org/02e9zc863","country_code":"KR","type":"education","lineage":["https://openalex.org/I161024014"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Dong-Wook Kim","raw_affiliation_strings":["Kwangwoon University, Seoul, South Korea","Kwangwoon University; Seoul South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Kwangwoon University, Seoul, South Korea","institution_ids":["https://openalex.org/I161024014"]},{"raw_affiliation_string":"Kwangwoon University; Seoul South Korea","institution_ids":["https://openalex.org/I161024014"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I161024014"],"apc_list":null,"apc_paid":null,"fwci":1.5013,"has_fulltext":false,"cited_by_count":92,"citation_normalized_percentile":{"value":0.83624925,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":"18","issue":"2","first_page":"201","last_page":"208"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.7855883836746216},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6597349047660828},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6064110398292542},{"id":"https://openalex.org/keywords/operand","display_name":"Operand","score":0.5786397457122803},{"id":"https://openalex.org/keywords/booths-multiplication-algorithm","display_name":"Booth's multiplication algorithm","score":0.5432447791099548},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.541344404220581},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5341765880584717},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.5319778323173523},{"id":"https://openalex.org/keywords/carry-save-adder","display_name":"Carry-save adder","score":0.5227225422859192},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4985313415527344},{"id":"https://openalex.org/keywords/accumulator","display_name":"Accumulator (cryptography)","score":0.46038365364074707},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.43401193618774414},{"id":"https://openalex.org/keywords/16-bit","display_name":"16-bit","score":0.42690715193748474},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.42446139454841614},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.421022891998291},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4119681715965271},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2506633400917053},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.24799436330795288},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.20876353979110718},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.18525266647338867},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.1754854917526245},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10654616355895996}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.7855883836746216},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6597349047660828},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6064110398292542},{"id":"https://openalex.org/C55526617","wikidata":"https://www.wikidata.org/wiki/Q719375","display_name":"Operand","level":2,"score":0.5786397457122803},{"id":"https://openalex.org/C72475854","wikidata":"https://www.wikidata.org/wiki/Q477049","display_name":"Booth's multiplication algorithm","level":4,"score":0.5432447791099548},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.541344404220581},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5341765880584717},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.5319778323173523},{"id":"https://openalex.org/C3227080","wikidata":"https://www.wikidata.org/wiki/Q5046770","display_name":"Carry-save adder","level":4,"score":0.5227225422859192},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4985313415527344},{"id":"https://openalex.org/C2078106","wikidata":"https://www.wikidata.org/wiki/Q14906620","display_name":"Accumulator (cryptography)","level":2,"score":0.46038365364074707},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.43401193618774414},{"id":"https://openalex.org/C33652231","wikidata":"https://www.wikidata.org/wiki/Q194368","display_name":"16-bit","level":2,"score":0.42690715193748474},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.42446139454841614},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.421022891998291},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4119681715965271},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2506633400917053},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.24799436330795288},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.20876353979110718},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.18525266647338867},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.1754854917526245},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10654616355895996},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2008.2009113","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2008.2009113","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W198483250","https://openalex.org/W1531782600","https://openalex.org/W1571837316","https://openalex.org/W1836138758","https://openalex.org/W1983849809","https://openalex.org/W1995628847","https://openalex.org/W2022839625","https://openalex.org/W2026445983","https://openalex.org/W2052363354","https://openalex.org/W2052373731","https://openalex.org/W2060676321","https://openalex.org/W2079141163","https://openalex.org/W2098734407","https://openalex.org/W2114344560","https://openalex.org/W2134067926","https://openalex.org/W2143699720","https://openalex.org/W2151766515","https://openalex.org/W2329636909","https://openalex.org/W2543058603","https://openalex.org/W2953745258","https://openalex.org/W6665998107","https://openalex.org/W6682182801"],"related_works":["https://openalex.org/W1888991966","https://openalex.org/W2162004439","https://openalex.org/W2558076308","https://openalex.org/W4287691789","https://openalex.org/W3047198066","https://openalex.org/W2357587666","https://openalex.org/W2460606834","https://openalex.org/W4285082868","https://openalex.org/W4321062422","https://openalex.org/W2039457179"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3,177],"proposed":[4,53,118,154,203,234],"a":[5,21],"new":[6],"architecture":[7,155],"of":[8,24,79,92,108,112,127,133,136,185],"multiplier-and-accumulator":[9],"(MAC)":[10],"for":[11,68,198],"high-speed":[12],"arithmetic.":[13],"By":[14],"combining":[15],"multiplication":[16],"with":[17,158],"accumulation":[18],"and":[19,63,96,129,161,164,174,189,216],"devising":[20],"hybrid":[22],"type":[23,126],"carry":[25,130],"save":[26],"adder":[27],"(CSA),":[28],"the":[29,34,38,47,65,69,76,80,85,88,93,98,106,109,113,117,121,125,134,137,146,151,172,179,183,199,206,210,222,226,233,247],"performance":[30,49,217,244],"was":[31,43,50,156],"improved.":[32],"Since":[33],"accumulator":[35],"that":[36,232],"has":[37,64],"largest":[39],"delay":[40,200],"in":[41,72,102,124,213,225],"MAC":[42,119,204,235],"merged":[44],"into":[45],"CSA,":[46],"overall":[48],"elevated.":[51],"The":[52,82,153,202],"CSA":[54,83],"tree":[55],"uses":[56],"1's-complement-based":[57],"radix-2":[58],"modified":[59,66],"Booth's":[60],"algorithm":[61],"(MBA)":[62],"array":[67],"sign":[70],"extension":[71],"order":[73],"to":[74,87,104,144,149,209,239],"increase":[75],"bit":[77],"density":[78],"operands.":[81],"propagates":[84],"carries":[86],"least":[89,99],"significant":[90,100],"bits":[91,101,111,131],"partial":[94],"products":[95],"generates":[97],"advance":[103],"decrease":[105],"number":[107],"input":[110],"final":[114,138],"adder.":[115],"Also,":[116],"accumulates":[120],"intermediate":[122],"results":[123,180],"sum":[128],"instead":[132],"output":[135],"adder,":[139],"which":[140],"made":[141],"it":[142],"possible":[143],"optimize":[145],"pipeline":[147],"scheme":[148],"improve":[150],"performance.":[152],"synthesized":[157],"250,":[159],"180":[160],"130":[162],"\u00bfm,":[163],"90":[165],"nm":[166],"standard":[167,211],"CMOS":[168],"library.":[169],"Based":[170],"on":[171],"theoretical":[173],"experimental":[175],"estimation,":[176],"analyzed":[178],"such":[181,245],"as":[182,219,221,246],"amount":[184],"hardware":[186],"resources,":[187],"delay,":[188],"pipelining":[190],"scheme.":[191],"We":[192,230],"used":[193],"Sakurai's":[194],"alpha":[195],"power":[196],"law":[197],"modeling.":[201],"showed":[205],"superior":[207],"properties":[208],"design":[212],"many":[214],"ways":[215],"twice":[218],"much":[220],"previous":[223],"research":[224],"similar":[227],"clock":[228],"frequency.":[229],"expect":[231],"can":[236],"be":[237],"adapted":[238],"various":[240],"fields":[241],"requiring":[242],"high":[243],"signal":[248],"processing":[249],"areas.":[250]},"counts_by_year":[{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":7},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":8},{"year":2018,"cited_by_count":6},{"year":2017,"cited_by_count":6},{"year":2016,"cited_by_count":12},{"year":2015,"cited_by_count":10},{"year":2014,"cited_by_count":12},{"year":2013,"cited_by_count":11},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}