{"id":"https://openalex.org/W2155118152","doi":"https://doi.org/10.1109/tvlsi.2008.2007491","title":"Trifecta: A Nonspeculative Scheme to Exploit Common, Data-Dependent Subcritical Paths","display_name":"Trifecta: A Nonspeculative Scheme to Exploit Common, Data-Dependent Subcritical Paths","publication_year":2009,"publication_date":"2009-04-28","ids":{"openalex":"https://openalex.org/W2155118152","doi":"https://doi.org/10.1109/tvlsi.2008.2007491","mag":"2155118152"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2008.2007491","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2008.2007491","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5068003478","display_name":"Patrick Ndai","orcid":null},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Patrick Ndai","raw_affiliation_strings":["Electrical and Computer Engineering Department, Purdue University, West Lafayette, IN, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008333350","display_name":"Nauman Rafique","orcid":null},"institutions":[{"id":"https://openalex.org/I1291425158","display_name":"Google (United States)","ror":"https://ror.org/00njsd438","country_code":"US","type":"company","lineage":["https://openalex.org/I1291425158","https://openalex.org/I4210128969"]},{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nauman Rafique","raw_affiliation_strings":["Electrical and Computer Engineering Department, Purdue University, West Lafayette, IN, USA","Google, Inc., San Francisco, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]},{"raw_affiliation_string":"Google, Inc., San Francisco, CA, USA","institution_ids":["https://openalex.org/I1291425158"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069139257","display_name":"Mithuna Thottethodi","orcid":"https://orcid.org/0000-0003-4164-4542"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mithuna Thottethodi","raw_affiliation_strings":["Electrical and Computer Engineering Department, Purdue University, West Lafayette, IN, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085567454","display_name":"Swaroop Ghosh","orcid":"https://orcid.org/0000-0001-8753-490X"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Swaroop Ghosh","raw_affiliation_strings":["Electrical and Computer Engineering Department, Purdue University, West Lafayette, IN, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039442844","display_name":"Swarup Bhunia","orcid":"https://orcid.org/0000-0001-6082-6961"},"institutions":[{"id":"https://openalex.org/I58956616","display_name":"Case Western Reserve University","ror":"https://ror.org/051fd9666","country_code":"US","type":"education","lineage":["https://openalex.org/I58956616"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Swarup Bhunia","raw_affiliation_strings":["Electrical and Computer Engineering Department, Case Western Reserve University, Cleveland, OH, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, Case Western Reserve University, Cleveland, OH, USA","institution_ids":["https://openalex.org/I58956616"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5031161187","display_name":"Kaushik Roy","orcid":"https://orcid.org/0000-0002-0735-9695"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kaushik Roy","raw_affiliation_strings":["Electrical and Computer Engineering Department, Purdue University, West Lafayette, IN, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.6358,"has_fulltext":false,"cited_by_count":26,"citation_normalized_percentile":{"value":0.90746643,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"18","issue":"1","first_page":"53","last_page":"65"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.7988297939300537},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.7980244755744934},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7102633714675903},{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.6522141695022583},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6258885860443115},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.6151508092880249},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.56456458568573},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.5014231204986572},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.4894329607486725},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4837231934070587},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4144500195980072},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.16937944293022156},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1528211236000061},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11924254894256592}],"concepts":[{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.7988297939300537},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.7980244755744934},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7102633714675903},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.6522141695022583},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6258885860443115},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.6151508092880249},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.56456458568573},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.5014231204986572},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.4894329607486725},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4837231934070587},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4144500195980072},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.16937944293022156},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1528211236000061},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11924254894256592},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2008.2007491","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2008.2007491","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W2015420654","https://openalex.org/W2058427998","https://openalex.org/W2104225326","https://openalex.org/W2104677471","https://openalex.org/W2108890336","https://openalex.org/W2109234924","https://openalex.org/W2112841617","https://openalex.org/W2117648153","https://openalex.org/W2125067970","https://openalex.org/W2126696437","https://openalex.org/W2129757628","https://openalex.org/W2129760904","https://openalex.org/W2132437582","https://openalex.org/W2133247319","https://openalex.org/W2133877139","https://openalex.org/W2134197365","https://openalex.org/W2140839100","https://openalex.org/W2156359452","https://openalex.org/W2157676568","https://openalex.org/W2161864047","https://openalex.org/W4231005398","https://openalex.org/W4233714602","https://openalex.org/W4235837895","https://openalex.org/W4236432903","https://openalex.org/W4251451722","https://openalex.org/W4251462664","https://openalex.org/W6676816201","https://openalex.org/W6680835974"],"related_works":["https://openalex.org/W17155033","https://openalex.org/W3207760230","https://openalex.org/W1496222301","https://openalex.org/W1590307681","https://openalex.org/W2536018345","https://openalex.org/W4312814274","https://openalex.org/W2462270101","https://openalex.org/W2904129921","https://openalex.org/W2131429702","https://openalex.org/W2441918056"],"abstract_inverted_index":{"Pipelined":[0],"processor":[1,196],"cores":[2],"are":[3,35],"conventionally":[4],"designed":[5],"to":[6,21,42,130],"accommodate":[7],"the":[8,12,40,51,58,84,119,131,156,180],"critical":[9,13,33,48,85,132],"paths":[10,34,49],"in":[11,16,29,75,161,175,187],"pipeline":[14,41,133],"stage(s)":[15],"a":[17,76,99,136,141,162],"single":[18,77,142],"clock":[19],"cycle,":[20],"ensure":[22],"correctness.":[23],"Such":[24],"conservative":[25],"design":[26],"is":[27,87],"wasteful":[28],"many":[30],"cases":[31],"since":[32],"rarely":[36,46],"exercised.":[37,88],"Thus,":[38],"configuring":[39],"operate":[43],"correctly":[44],"for":[45,57,92,115,166,170,192],"used":[47],"targets":[50],"uncommon":[52],"case":[53],"instead":[54],"of":[55,135,173],"optimizing":[56],"common":[59],"case.":[60],"In":[61,105],"this":[62,128],"study,":[63],"we":[64],"describe":[65],"Trifecta-an":[66],"architectural":[67],"technique":[68,129],"that":[69,110,155],"completes":[70],"common-case,":[71],"subcritical":[72],"path":[73,86],"operations":[74,96,159],"cycle":[78],"but":[79],"uses":[80],"two":[81],"cycles":[82],"when":[83],"This":[89],"increases":[90],"slack":[91,183],"both":[93],"single-and":[94],"two-cycle":[95,158],"and":[97,124,140,149,168],"offers":[98],"unique":[100],"advantage":[101],"under":[102],"process":[103],"variation.":[104],"contrast":[106],"with":[107],"existing":[108],"mechanisms":[109],"trade":[111],"power":[112],"or":[113],"performance":[114,123],"yield,":[116],"Trifecta":[117],"improves":[118],"yield":[120],"while":[121],"preserving":[122],"power.":[125],"We":[126],"applied":[127],"stages":[134],"superscalar":[137],"out-of-order":[138],"(OoO)":[139],"issue":[143,148],"in-order":[144,194],"processor,":[145],"namely":[146],"instruction":[147],"execute,":[150],"respectively.":[151],"Our":[152],"experiments":[153],"show":[154],"rare":[157],"result":[160],"small":[163],"decrease":[164],"(5%":[165],"integer":[167],"2%":[169],"floating-point":[171],"benchmarks":[172],"SPEC2000)":[174],"instructions":[176],"per":[177],"cycle.":[178],"However,":[179],"increased":[181],"delay":[182],"causes":[184],"an":[185,193],"improvement":[186],"yield-adjusted-throughput":[188],"by":[189],"20%":[190],"(12.7%)":[191],"(InO)":[195],"configuration.":[197]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":6},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}