{"id":"https://openalex.org/W2142676556","doi":"https://doi.org/10.1109/tvlsi.2008.2006616","title":"Floating-Point FPGA: Architecture and Modeling","display_name":"Floating-Point FPGA: Architecture and Modeling","publication_year":2009,"publication_date":"2009-04-15","ids":{"openalex":"https://openalex.org/W2142676556","doi":"https://doi.org/10.1109/tvlsi.2008.2006616","mag":"2142676556"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2008.2006616","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2008.2006616","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108634500","display_name":"Chun Hok Ho","orcid":null},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Chun Hok Ho","raw_affiliation_strings":["Department of Computing, Imperial College London, London, UK","Dept. of Comput., Imperial Coll. London, Imperial, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computing, Imperial College London, London, UK","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"Dept. of Comput., Imperial Coll. London, Imperial, CA, USA","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102737997","display_name":"Chi Wai Yu","orcid":"https://orcid.org/0000-0002-3900-838X"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Chi Wai Yu","raw_affiliation_strings":["Department of Computing, Imperial College London, London, UK","Dept. of Comput., Imperial Coll. London, Imperial, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computing, Imperial College London, London, UK","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"Dept. of Comput., Imperial Coll. London, Imperial, CA, USA","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5107994859","display_name":"Philip H. W. Leong","orcid":"https://orcid.org/0000-0002-3923-3499"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"HK","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"P. Leong","raw_affiliation_strings":["Department of Computing Science and Engineering, Chinese University of Hong Kong, New Territories, Hong Kong, China","Dept. of Comput. Sci. & Eng., Chinese Univ. of Hong Kong, Shatin, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computing Science and Engineering, Chinese University of Hong Kong, New Territories, Hong Kong, China","institution_ids":["https://openalex.org/I177725633"]},{"raw_affiliation_string":"Dept. of Comput. Sci. & Eng., Chinese Univ. of Hong Kong, Shatin, China","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057940557","display_name":"Wayne Luk","orcid":"https://orcid.org/0000-0002-6750-927X"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"W. Luk","raw_affiliation_strings":["Department of Computing, Imperial College London, London, UK","Dept. of Comput., Imperial Coll. London, Imperial, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computing, Imperial College London, London, UK","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"Dept. of Comput., Imperial Coll. London, Imperial, CA, USA","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5013246362","display_name":"Steven J. E. Wilton","orcid":"https://orcid.org/0000-0002-1241-6690"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"S. Wilton","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, BC, Canada","Dept. of Electr. & Comput. Eng., Univ. of British Columbia., Vancouver, BC, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, BC, Canada","institution_ids":["https://openalex.org/I141945490"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Univ. of British Columbia., Vancouver, BC, Canada","institution_ids":["https://openalex.org/I141945490"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":6.4341,"has_fulltext":false,"cited_by_count":66,"citation_normalized_percentile":{"value":0.97076079,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"17","issue":"12","first_page":"1709","last_page":"1718"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8866826295852661},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7446262240409851},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6547789573669434},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.553016185760498},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5455138683319092},{"id":"https://openalex.org/keywords/parameterized-complexity","display_name":"Parameterized complexity","score":0.5365301370620728},{"id":"https://openalex.org/keywords/floating-point","display_name":"Floating point","score":0.530315101146698},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.4961341321468353},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.4617713689804077},{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.45976677536964417},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4526389539241791},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.4408928453922272},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4200807213783264},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3348039388656616},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.28510773181915283},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.08517816662788391}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8866826295852661},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7446262240409851},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6547789573669434},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.553016185760498},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5455138683319092},{"id":"https://openalex.org/C165464430","wikidata":"https://www.wikidata.org/wiki/Q1570441","display_name":"Parameterized complexity","level":2,"score":0.5365301370620728},{"id":"https://openalex.org/C84211073","wikidata":"https://www.wikidata.org/wiki/Q117879","display_name":"Floating point","level":2,"score":0.530315101146698},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.4961341321468353},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.4617713689804077},{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.45976677536964417},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4526389539241791},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4408928453922272},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4200807213783264},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3348039388656616},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.28510773181915283},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.08517816662788391},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2008.2006616","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2008.2006616","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.158.6434","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.158.6434","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.doc.ic.ac.uk/~wl/papers/09/tvlsi09hok.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G3007638187","display_name":null,"funder_award_id":"EP/D062322/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"},{"id":"https://openalex.org/G7588546963","display_name":null,"funder_award_id":"EP/D060567/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"}],"funders":[{"id":"https://openalex.org/F4320334627","display_name":"Engineering and Physical Sciences Research Council","ror":"https://ror.org/0439y7842"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1483383428","https://openalex.org/W1523051745","https://openalex.org/W1573000522","https://openalex.org/W1977850862","https://openalex.org/W2102562397","https://openalex.org/W2111345110","https://openalex.org/W2113645429","https://openalex.org/W2119981612","https://openalex.org/W2120577120","https://openalex.org/W2140956115","https://openalex.org/W2151193658","https://openalex.org/W2154356865","https://openalex.org/W2159741920","https://openalex.org/W2165055337","https://openalex.org/W2166062472","https://openalex.org/W2168225933","https://openalex.org/W6628944073","https://openalex.org/W6683184667"],"related_works":["https://openalex.org/W2366554144","https://openalex.org/W2003435315","https://openalex.org/W2024574431","https://openalex.org/W4239932082","https://openalex.org/W2083030004","https://openalex.org/W2140645577","https://openalex.org/W2477477398","https://openalex.org/W2113469110","https://openalex.org/W2154203817","https://openalex.org/W2127464889"],"abstract_inverted_index":{"This":[0,73],"paper":[1],"presents":[2],"an":[3],"architecture":[4,134],"for":[5,13,20],"a":[6,150],"reconfigurable":[7,30],"device":[8],"that":[9,131],"is":[10,60,102],"specifically":[11],"optimized":[12],"floating-point":[14,39,125],"applications.":[15],"Fine-grained":[16],"units":[17,33],"are":[18,41],"used":[19,42,111],"implementing":[21],"control":[22],"logic":[23],"and":[24,29,38,85,98,105,142],"bit-oriented":[25],"operations,":[26],"while":[27],"parameterized":[28],"word-based":[31],"coarse-grained":[32],"incorporating":[34],"word-oriented":[35],"lookup":[36],"tables":[37],"operations":[40],"to":[43,48,62,80,112],"implement":[44],"datapaths.":[45],"In":[46],"order":[47],"facilitate":[49],"comparison":[50],"with":[51,119,149],"existing":[52,67,77],"FPGA":[53,78,97,118,152],"devices,":[54],"the":[55,82,88,114,117,120,132],"virtual":[56],"embedded":[57,64,89,121],"block":[58],"scheme":[59],"proposed":[61,133],"model":[63,81],"blocks":[65],"using":[66],"field-programmable":[68],"gate":[69],"array":[70],"(FPGA)":[71],"tools.":[72],"methodology":[74],"involves":[75],"adopting":[76],"resources":[79],"size,":[83],"position,":[84],"delay":[86],"of":[87,116],"elements.":[90],"The":[91],"standard":[92],"design":[93,100],"flow":[94],"offered":[95],"by":[96],"computer-aided":[99],"vendors":[101],"then":[103],"applied":[104],"static":[106],"timing":[107],"analysis":[108],"can":[109,135],"be":[110],"estimate":[113],"performance":[115],"blocks.":[122],"On":[123],"selected":[124],"benchmark":[126],"circuits,":[127],"our":[128],"results":[129],"indicate":[130],"achieve":[136],"four":[137],"times":[138,144],"improvement":[139],"in":[140,146],"speed":[141],"25":[143],"reduction":[145],"area":[147],"compared":[148],"traditional":[151],"device.":[153]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":7},{"year":2014,"cited_by_count":8},{"year":2013,"cited_by_count":11},{"year":2012,"cited_by_count":6}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}