{"id":"https://openalex.org/W2073327942","doi":"https://doi.org/10.1109/tvlsi.2008.2006177","title":"Effective Diagnostic Pattern Generation Strategy for Transition-Delay Faults in Full-Scan SOCs","display_name":"Effective Diagnostic Pattern Generation Strategy for Transition-Delay Faults in Full-Scan SOCs","publication_year":2009,"publication_date":"2009-03-19","ids":{"openalex":"https://openalex.org/W2073327942","doi":"https://doi.org/10.1109/tvlsi.2008.2006177","mag":"2073327942"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2008.2006177","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2008.2006177","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5024226992","display_name":"D. Appello","orcid":"https://orcid.org/0000-0001-8178-2785"},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"D. Appello","raw_affiliation_strings":["STMicroelectronics, Agrate-Brianza, Italy","STMicroelectronics,Agrate,Italy"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Agrate-Brianza, Italy","institution_ids":["https://openalex.org/I4210154781"]},{"raw_affiliation_string":"STMicroelectronics,Agrate,Italy","institution_ids":["https://openalex.org/I4210154781"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049430681","display_name":"Paolo Bernardi","orcid":"https://orcid.org/0000-0002-0985-9327"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"P. Bernardi","raw_affiliation_strings":["Politecnico di Torino, Turin, Italy","Politec. di Torino, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Politec. di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035251234","display_name":"Michelangelo Grosso","orcid":"https://orcid.org/0000-0002-9726-0356"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M. Grosso","raw_affiliation_strings":["Politecnico di Torino, Turin, Italy","Politec. di Torino, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Politec. di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009336869","display_name":"Ernesto S\u00e1nchez","orcid":"https://orcid.org/0000-0002-7042-295X"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"E. Sanchez","raw_affiliation_strings":["Politecnico di Torino, Turin, Italy","Politec. di Torino, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Politec. di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5058555274","display_name":"M. Sonza Reorda","orcid":"https://orcid.org/0000-0003-2899-7669"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M. Sonza Reorda","raw_affiliation_strings":["Politecnico di Torino, Turin, Italy","Politec. di Torino, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Politec. di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5024226992"],"corresponding_institution_ids":["https://openalex.org/I4210154781"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.10389739,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"17","issue":"11","first_page":"1654","last_page":"1659"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/microcontroller","display_name":"Microcontroller","score":0.6663371324539185},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6139392852783203},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5661771297454834},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4796496033668518},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.45660948753356934},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4542061686515808},{"id":"https://openalex.org/keywords/test-set","display_name":"Test set","score":0.4402328431606293},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.4303283095359802},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3750367760658264},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20376402139663696},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.1521526575088501},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.13699248433113098}],"concepts":[{"id":"https://openalex.org/C173018170","wikidata":"https://www.wikidata.org/wiki/Q165678","display_name":"Microcontroller","level":2,"score":0.6663371324539185},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6139392852783203},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5661771297454834},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4796496033668518},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.45660948753356934},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4542061686515808},{"id":"https://openalex.org/C169903167","wikidata":"https://www.wikidata.org/wiki/Q3985153","display_name":"Test set","level":2,"score":0.4402328431606293},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.4303283095359802},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3750367760658264},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20376402139663696},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.1521526575088501},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.13699248433113098},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2008.2006177","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2008.2006177","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1595368737","https://openalex.org/W1968989269","https://openalex.org/W2019129029","https://openalex.org/W2021463588","https://openalex.org/W2071994709","https://openalex.org/W2095881138","https://openalex.org/W2096268091","https://openalex.org/W2100488671","https://openalex.org/W2109303919","https://openalex.org/W2117468361","https://openalex.org/W2119677575","https://openalex.org/W2130430551","https://openalex.org/W2139677265","https://openalex.org/W2141193558","https://openalex.org/W2144483975","https://openalex.org/W2154665706","https://openalex.org/W2157400042","https://openalex.org/W2161329778","https://openalex.org/W2167012192","https://openalex.org/W2171012943","https://openalex.org/W3142949480","https://openalex.org/W4237466351","https://openalex.org/W4238186635"],"related_works":["https://openalex.org/W1978339999","https://openalex.org/W2065289416","https://openalex.org/W2360400548","https://openalex.org/W2017236304","https://openalex.org/W2115579119","https://openalex.org/W2384601745","https://openalex.org/W2537171119","https://openalex.org/W2367495590","https://openalex.org/W2048370503","https://openalex.org/W2362119228"],"abstract_inverted_index":{"<para":[0],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[1],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[2],"Nanometric":[3],"circuits":[4],"and":[5,41,52,73],"systems":[6],"are":[7],"increasingly":[8],"susceptible":[9],"to":[10],"delay":[11],"defects.":[12],"This":[13],"paper":[14],"describes":[15],"a":[16,34,61,93],"strategy":[17],"for":[18],"the":[19,43,47,55,83],"diagnosis":[20],"of":[21,33,42,54],"transition-delay":[22],"faults":[23],"in":[24,46],"full-scan":[25],"systems-on-a-chip":[26],"(SOCs).":[27],"The":[28],"proposed":[29,56,84],"methodology":[30],"takes":[31],"advantage":[32],"suitably":[35],"generated":[36],"software-based":[37],"self-test":[38],"test":[39,64],"set":[40],"scan-chains":[44],"included":[45],"final":[48],"SOC":[49,63],"design.":[50],"Effectiveness":[51],"feasibility":[53],"approach":[57],"were":[58],"evaluated":[59],"on":[60],"nanometric":[62],"vehicle":[65],"including":[66],"an":[67,74],"8-bit":[68],"microcontroller,":[69],"some":[70],"memory":[71],"blocks":[72],"arithmetic":[75],"core,":[76],"manufactured":[77],"by":[78],"STMicroelectronics.":[79],"Results":[80],"show":[81],"that":[82],"technique":[85],"can":[86],"achieve":[87],"high":[88],"diagnostic":[89],"resolution":[90],"while":[91],"maintaining":[92],"reasonable":[94],"application":[95],"time.":[96],"</para>":[97]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}