{"id":"https://openalex.org/W2126453507","doi":"https://doi.org/10.1109/tvlsi.2008.2006075","title":"Wafer-Level Defect Screening for \u201cBig-D/Small-A\u201d Mixed-Signal SoCs","display_name":"Wafer-Level Defect Screening for \u201cBig-D/Small-A\u201d Mixed-Signal SoCs","publication_year":2009,"publication_date":"2009-02-26","ids":{"openalex":"https://openalex.org/W2126453507","doi":"https://doi.org/10.1109/tvlsi.2008.2006075","mag":"2126453507"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2008.2006075","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2008.2006075","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5083568419","display_name":"Sudarshan Bahukudumbi","orcid":null},"institutions":[{"id":"https://openalex.org/I170897317","display_name":"Duke University","ror":"https://ror.org/00py81415","country_code":"US","type":"education","lineage":["https://openalex.org/I170897317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Bahukudumbi","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Duke University, Durham, NC, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Duke University, Durham, NC, USA","institution_ids":["https://openalex.org/I170897317"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058946013","display_name":"Sule Ozev","orcid":"https://orcid.org/0000-0002-3636-715X"},"institutions":[{"id":"https://openalex.org/I170897317","display_name":"Duke University","ror":"https://ror.org/00py81415","country_code":"US","type":"education","lineage":["https://openalex.org/I170897317"]},{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Ozev","raw_affiliation_strings":["Department of Electrical Engineering, Arizona State University, Tempe, AZ, USA","Department of Electrical and Computer Engineering, Duke University, Durham, NC, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Arizona State University, Tempe, AZ, USA","institution_ids":["https://openalex.org/I55732556"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Duke University, Durham, NC, USA","institution_ids":["https://openalex.org/I170897317"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033880864","display_name":"Krishnendu Chakrabarty","orcid":"https://orcid.org/0000-0003-4475-6435"},"institutions":[{"id":"https://openalex.org/I170897317","display_name":"Duke University","ror":"https://ror.org/00py81415","country_code":"US","type":"education","lineage":["https://openalex.org/I170897317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K. Chakrabarty","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Duke University, Durham, NC, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Duke University, Durham, NC, USA","institution_ids":["https://openalex.org/I170897317"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5019420188","display_name":"V. Iyengar","orcid":"https://orcid.org/0000-0001-6696-3940"},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"V. Iyengar","raw_affiliation_strings":["IBM Microelectronics, Essex Junction, VT, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Microelectronics, Essex Junction, VT, USA","institution_ids":["https://openalex.org/I1341412227"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2636,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.59171255,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":"17","issue":"4","first_page":"587","last_page":"592"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.6915488243103027},{"id":"https://openalex.org/keywords/wafer","display_name":"Wafer","score":0.6193404197692871},{"id":"https://openalex.org/keywords/wafer-testing","display_name":"Wafer testing","score":0.5683114528656006},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4833630919456482},{"id":"https://openalex.org/keywords/wafer-level-packaging","display_name":"Wafer-level packaging","score":0.48145169019699097},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4627974033355713},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.43497875332832336},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4285879135131836},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.42215240001678467},{"id":"https://openalex.org/keywords/manufacturing-cost","display_name":"Manufacturing cost","score":0.4161178171634674},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.38965970277786255},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.34438467025756836},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.26113033294677734}],"concepts":[{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.6915488243103027},{"id":"https://openalex.org/C160671074","wikidata":"https://www.wikidata.org/wiki/Q267131","display_name":"Wafer","level":2,"score":0.6193404197692871},{"id":"https://openalex.org/C44445679","wikidata":"https://www.wikidata.org/wiki/Q2538844","display_name":"Wafer testing","level":3,"score":0.5683114528656006},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4833630919456482},{"id":"https://openalex.org/C2780288131","wikidata":"https://www.wikidata.org/wiki/Q4017648","display_name":"Wafer-level packaging","level":3,"score":0.48145169019699097},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4627974033355713},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.43497875332832336},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4285879135131836},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.42215240001678467},{"id":"https://openalex.org/C2778337023","wikidata":"https://www.wikidata.org/wiki/Q6753108","display_name":"Manufacturing cost","level":2,"score":0.4161178171634674},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.38965970277786255},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.34438467025756836},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.26113033294677734},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2008.2006075","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2008.2006075","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.161.821","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.161.821","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ee.duke.edu/~krish/Sudarshan_TVLSI_2009_1.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1496823952","https://openalex.org/W1543869560","https://openalex.org/W1558955912","https://openalex.org/W1571942025","https://openalex.org/W1595368737","https://openalex.org/W1638355465","https://openalex.org/W1851926202","https://openalex.org/W1979840878","https://openalex.org/W1990182768","https://openalex.org/W2098778494","https://openalex.org/W2100758407","https://openalex.org/W2103637376","https://openalex.org/W2125206403","https://openalex.org/W2133975028","https://openalex.org/W2140169443","https://openalex.org/W2144607534","https://openalex.org/W2146116573","https://openalex.org/W2168209902","https://openalex.org/W2168292191","https://openalex.org/W2169837292","https://openalex.org/W4230615976","https://openalex.org/W4242465846","https://openalex.org/W6629846829","https://openalex.org/W6678745318"],"related_works":["https://openalex.org/W3214011388","https://openalex.org/W2070188681","https://openalex.org/W2125423773","https://openalex.org/W1607309093","https://openalex.org/W2513455916","https://openalex.org/W1512136356","https://openalex.org/W2743154851","https://openalex.org/W2755268899","https://openalex.org/W2330549783","https://openalex.org/W2298354440"],"abstract_inverted_index":{"Product":[0],"cost":[1,31,42,95],"is":[2,12,68,97],"a":[3,22,36,61,112,133,140],"key":[4],"driver":[5],"in":[6,111],"the":[7,19,40,75,85,91,101],"consumer":[8],"electronics":[9],"market,":[10],"which":[11,138],"characterized":[13],"by":[14],"low":[15],"profit":[16],"margins":[17],"and":[18,108,115,125,147],"use":[20],"of":[21,24,87,103,106,143],"variety":[23],"ldquobig-D/small-Ardquo":[25,136],"mixed-signal":[26,72,113,135,150],"system-on-chip":[27],"(SoC)":[28],"designs.":[29],"Packaging":[30],"has":[32],"recently":[33],"emerged":[34],"as":[35],"major":[37],"contributor":[38],"to":[39,51,99,116],"product":[41],"for":[43,71,132],"such":[44],"SoCs.":[45],"Wafer-level":[46],"testing":[47,105],"can":[48],"be":[49],"used":[50,98],"screen":[52],"defective":[53],"dies,":[54],"thereby":[55],"reducing":[56],"packaging":[57,126],"cost.":[58],"We":[59],"propose":[60],"new":[62],"correlation-based":[63],"signature":[64],"analysis":[65],"technique":[66],"that":[67],"especially":[69],"suitable":[70],"test":[73,121],"at":[74,90],"wafer-level":[76,104],"using":[77],"low-cost":[78],"digital":[79,109,145],"testers.":[80],"The":[81],"proposed":[82],"method":[83],"overcomes":[84],"limitations":[86],"measurement":[88],"inaccuracies":[89],"wafer-level.":[92],"A":[93],"generic":[94],"model":[96],"evaluate":[100],"effectiveness":[102],"analog":[107],"cores":[110],"SoC,":[114,137],"study":[117],"its":[118],"impact":[119],"on":[120],"escapes,":[122],"yield":[123],"loss,":[124],"costs.":[127],"Experimental":[128],"results":[129],"are":[130],"presented":[131],"typical":[134],"contains":[139],"large":[141,149],"section":[142],"flattened":[144],"logic":[146],"several":[148],"cores.":[151]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}