{"id":"https://openalex.org/W2147355868","doi":"https://doi.org/10.1109/tvlsi.2008.2006040","title":"Low-Leakage Storage Cells for Ternary Content Addressable Memories","display_name":"Low-Leakage Storage Cells for Ternary Content Addressable Memories","publication_year":2009,"publication_date":"2009-02-13","ids":{"openalex":"https://openalex.org/W2147355868","doi":"https://doi.org/10.1109/tvlsi.2008.2006040","mag":"2147355868"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2008.2006040","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2008.2006040","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111164111","display_name":"N. Mohan","orcid":"https://orcid.org/0009-0003-3660-4615"},"institutions":[{"id":"https://openalex.org/I4210137977","display_name":"Advanced Micro Devices (United States)","ror":"https://ror.org/04kd6c783","country_code":"US","type":"company","lineage":["https://openalex.org/I4210137977"]},{"id":"https://openalex.org/I1311921367","display_name":"Advanced Micro Devices (Canada)","ror":"https://ror.org/02yh0k313","country_code":"CA","type":"company","lineage":["https://openalex.org/I1311921367","https://openalex.org/I4210137977"]}],"countries":["CA","US"],"is_corresponding":true,"raw_author_name":"N. Mohan","raw_affiliation_strings":["Boston Design Center, Advanced Micro Devices, Inc., Boxborough, MA, USA","Boston Design Center, Adv. Micro Devices Inc., Boxborough, MA"],"affiliations":[{"raw_affiliation_string":"Boston Design Center, Advanced Micro Devices, Inc., Boxborough, MA, USA","institution_ids":["https://openalex.org/I4210137977"]},{"raw_affiliation_string":"Boston Design Center, Adv. Micro Devices Inc., Boxborough, MA","institution_ids":["https://openalex.org/I1311921367"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5086259491","display_name":"Manoj Sachdev","orcid":"https://orcid.org/0000-0002-8256-9828"},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"M. Sachdev","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, ONT, Canada","Dept. of Electr. & Comput. Eng., Univ. of Waterloo, Waterloo, ON#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, ONT, Canada","institution_ids":["https://openalex.org/I151746483"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Univ. of Waterloo, Waterloo, ON#TAB#","institution_ids":["https://openalex.org/I151746483"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5111164111"],"corresponding_institution_ids":["https://openalex.org/I1311921367","https://openalex.org/I4210137977"],"apc_list":null,"apc_paid":null,"fwci":3.1659,"has_fulltext":false,"cited_by_count":40,"citation_normalized_percentile":{"value":0.92461766,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"17","issue":"5","first_page":"604","last_page":"612"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9945999979972839,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9933000206947327,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.6498980522155762},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6314859986305237},{"id":"https://openalex.org/keywords/ternary-operation","display_name":"Ternary operation","score":0.5775402784347534},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5594574213027954},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.5493410229682922},{"id":"https://openalex.org/keywords/noise-margin","display_name":"Noise margin","score":0.546970009803772},{"id":"https://openalex.org/keywords/content-addressable-memory","display_name":"Content-addressable memory","score":0.5129332542419434},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5113725066184998},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5048397183418274},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4906729459762573},{"id":"https://openalex.org/keywords/data-retention","display_name":"Data retention","score":0.45848530530929565},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4198635220527649},{"id":"https://openalex.org/keywords/leakage-power","display_name":"Leakage power","score":0.41055434942245483},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.40803465247154236},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4023478627204895},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.3637451231479645},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.35342079401016235},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.27254629135131836},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16393789649009705},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.11882263422012329}],"concepts":[{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.6498980522155762},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6314859986305237},{"id":"https://openalex.org/C64452783","wikidata":"https://www.wikidata.org/wiki/Q1524945","display_name":"Ternary operation","level":2,"score":0.5775402784347534},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5594574213027954},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.5493410229682922},{"id":"https://openalex.org/C179499742","wikidata":"https://www.wikidata.org/wiki/Q1324892","display_name":"Noise margin","level":4,"score":0.546970009803772},{"id":"https://openalex.org/C53442348","wikidata":"https://www.wikidata.org/wiki/Q745101","display_name":"Content-addressable memory","level":3,"score":0.5129332542419434},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5113725066184998},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5048397183418274},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4906729459762573},{"id":"https://openalex.org/C2780866740","wikidata":"https://www.wikidata.org/wiki/Q5227345","display_name":"Data retention","level":2,"score":0.45848530530929565},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4198635220527649},{"id":"https://openalex.org/C2987719587","wikidata":"https://www.wikidata.org/wiki/Q1811428","display_name":"Leakage power","level":4,"score":0.41055434942245483},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.40803465247154236},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4023478627204895},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.3637451231479645},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.35342079401016235},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.27254629135131836},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16393789649009705},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.11882263422012329},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2008.2006040","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2008.2006040","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8399999737739563,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1496696462","https://openalex.org/W2002612140","https://openalex.org/W2036642572","https://openalex.org/W2069345435","https://openalex.org/W2078732484","https://openalex.org/W2108880814","https://openalex.org/W2112752462","https://openalex.org/W2113088077","https://openalex.org/W2120439392","https://openalex.org/W2157024459","https://openalex.org/W2161388613","https://openalex.org/W2171069885","https://openalex.org/W3103339143","https://openalex.org/W4252499780"],"related_works":["https://openalex.org/W1530056031","https://openalex.org/W2074922484","https://openalex.org/W3004383742","https://openalex.org/W2063061014","https://openalex.org/W4382618663","https://openalex.org/W4225327811","https://openalex.org/W1983178358","https://openalex.org/W2105633922","https://openalex.org/W2130607063","https://openalex.org/W2135902942"],"abstract_inverted_index":{"Innovative":[0],"architectural":[1],"and":[2,125],"circuit":[3],"techniques":[4],"are":[5,20],"reducing":[6,59],"the":[7,30,39,53,60,66,76,81,89,119],"dynamic":[8],"power":[9,32,102],"in":[10,88,113,128],"ternary":[11,48],"content":[12],"addressable":[13],"memories":[14],"(TCAMs).":[15],"Also,":[16],"shrinking":[17],"device":[18],"dimensions":[19],"making":[21],"transistors":[22],"increasingly":[23],"leaky.":[24],"Due":[25],"to":[26,71],"these":[27],"two":[28,46],"trends,":[29],"static":[31,90],"is":[33,97],"becoming":[34],"a":[35,84,110],"significant":[36],"portion":[37],"of":[38,56,65,83,109],"total":[40],"TCAM":[41,78],"power.":[42],"This":[43],"paper":[44],"presents":[45],"novel":[47],"storage":[49],"cells":[50,68,121],"that":[51,118],"exploit":[52],"unique":[54],"properties":[55],"TCAMs":[57],"for":[58,100],"cell":[61,79],"leakage.":[62],"Simulation":[63],"results":[64,108],"proposed":[67,120],"show":[69],"up":[70],"40%":[72],"leakage":[73],"reduction":[74],"over":[75],"conventional":[77],"at":[80],"expense":[82],"small":[85],"degradation":[86,96],"(<8%)":[87],"noise":[91],"margin":[92],"(SNM).":[93],"The":[94],"SNM":[95],"negligible":[98],"(<1%)":[99],"lower":[101],"supply":[103],"voltages":[104],"(<0.8":[105],"V).":[106],"Measurement":[107],"test":[111],"chip":[112],"0.18-mum":[114],"CMOS":[115],"technology":[116],"demonstrate":[117],"can":[122],"perform":[123],"read":[124],"write":[126],"operations":[127],"less":[129],"than":[130],"3.6":[131],"ns.":[132]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":9},{"year":2013,"cited_by_count":5},{"year":2012,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}