{"id":"https://openalex.org/W2138406631","doi":"https://doi.org/10.1109/tvlsi.2008.2005774","title":"A Framework for Power-Gating Functional Units in Embedded Microprocessors","display_name":"A Framework for Power-Gating Functional Units in Embedded Microprocessors","publication_year":2009,"publication_date":"2009-03-30","ids":{"openalex":"https://openalex.org/W2138406631","doi":"https://doi.org/10.1109/tvlsi.2008.2005774","mag":"2138406631"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2008.2005774","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2008.2005774","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002347058","display_name":"Soumyaroop Roy","orcid":null},"institutions":[{"id":"https://openalex.org/I2613432","display_name":"University of South Florida","ror":"https://ror.org/032db5x82","country_code":"US","type":"education","lineage":["https://openalex.org/I2613432"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Roy","raw_affiliation_strings":["Department of Computer Science and Engineering, University of South Florida, Tampa, FL, USA","Dept of Comput. Sci. & Eng., Univ. of South Florida, Tampa, FL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, University of South Florida, Tampa, FL, USA","institution_ids":["https://openalex.org/I2613432"]},{"raw_affiliation_string":"Dept of Comput. Sci. & Eng., Univ. of South Florida, Tampa, FL, USA","institution_ids":["https://openalex.org/I2613432"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027665366","display_name":"N. Ranganathan","orcid":null},"institutions":[{"id":"https://openalex.org/I2613432","display_name":"University of South Florida","ror":"https://ror.org/032db5x82","country_code":"US","type":"education","lineage":["https://openalex.org/I2613432"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"N. Ranganathan","raw_affiliation_strings":["Department of Computer Science and Engineering, University of South Florida, Tampa, FL, USA","Dept of Comput. Sci. & Eng., Univ. of South Florida, Tampa, FL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, University of South Florida, Tampa, FL, USA","institution_ids":["https://openalex.org/I2613432"]},{"raw_affiliation_string":"Dept of Comput. Sci. & Eng., Univ. of South Florida, Tampa, FL, USA","institution_ids":["https://openalex.org/I2613432"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5016167446","display_name":"Srinivas Katkoori","orcid":"https://orcid.org/0000-0002-7589-5836"},"institutions":[{"id":"https://openalex.org/I2613432","display_name":"University of South Florida","ror":"https://ror.org/032db5x82","country_code":"US","type":"education","lineage":["https://openalex.org/I2613432"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Katkoori","raw_affiliation_strings":["Department of Computer Science and Engineering, University of South Florida, Tampa, FL, USA","Dept of Comput. Sci. & Eng., Univ. of South Florida, Tampa, FL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, University of South Florida, Tampa, FL, USA","institution_ids":["https://openalex.org/I2613432"]},{"raw_affiliation_string":"Dept of Comput. Sci. & Eng., Univ. of South Florida, Tampa, FL, USA","institution_ids":["https://openalex.org/I2613432"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I2613432"],"apc_list":null,"apc_paid":null,"fwci":4.8043,"has_fulltext":false,"cited_by_count":44,"citation_normalized_percentile":{"value":0.95220431,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"17","issue":"11","first_page":"1640","last_page":"1649"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.9250515699386597},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7740432024002075},{"id":"https://openalex.org/keywords/idle","display_name":"Idle","score":0.5187568664550781},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5020594596862793},{"id":"https://openalex.org/keywords/gating","display_name":"Gating","score":0.45657044649124146},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.42826610803604126},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4240870475769043},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4033876061439514},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.2732638716697693},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12349632382392883},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.12218096852302551},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10712242126464844}],"concepts":[{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.9250515699386597},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7740432024002075},{"id":"https://openalex.org/C16320812","wikidata":"https://www.wikidata.org/wiki/Q1812200","display_name":"Idle","level":2,"score":0.5187568664550781},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5020594596862793},{"id":"https://openalex.org/C194544171","wikidata":"https://www.wikidata.org/wiki/Q21105679","display_name":"Gating","level":2,"score":0.45657044649124146},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.42826610803604126},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4240870475769043},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4033876061439514},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.2732638716697693},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12349632382392883},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.12218096852302551},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10712242126464844},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C42407357","wikidata":"https://www.wikidata.org/wiki/Q521","display_name":"Physiology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2008.2005774","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2008.2005774","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8299999833106995}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W343009685","https://openalex.org/W1527024979","https://openalex.org/W1686420892","https://openalex.org/W1949737515","https://openalex.org/W2033110462","https://openalex.org/W2039097694","https://openalex.org/W2043128052","https://openalex.org/W2100963544","https://openalex.org/W2104208957","https://openalex.org/W2105407012","https://openalex.org/W2105504170","https://openalex.org/W2109866355","https://openalex.org/W2113774867","https://openalex.org/W2114621701","https://openalex.org/W2126357937","https://openalex.org/W2131054871","https://openalex.org/W2141063168","https://openalex.org/W2145267773","https://openalex.org/W2156348954","https://openalex.org/W2158899676","https://openalex.org/W2163064833","https://openalex.org/W2164354609","https://openalex.org/W4235106764","https://openalex.org/W4243447470","https://openalex.org/W4248310916","https://openalex.org/W4248510978","https://openalex.org/W4254042266","https://openalex.org/W6611694798","https://openalex.org/W6637151178"],"related_works":["https://openalex.org/W2138099459","https://openalex.org/W2974485871","https://openalex.org/W2031449089","https://openalex.org/W2112596406","https://openalex.org/W3092821848","https://openalex.org/W2259094912","https://openalex.org/W3201504882","https://openalex.org/W2066397066","https://openalex.org/W2015140512","https://openalex.org/W2371329481"],"abstract_inverted_index":{"Power":[0],"gating":[1,16,49,238],"is":[2,17,133,136,160,178],"a":[3,44,81,129,157,166,241,257],"technique":[4,273],"commonly":[5],"used":[6,137],"for":[7,31,47,68,83,148,184,211,256,283,288],"leakage":[8,276],"reduction":[9],"in":[10,53,59,162,278],"integrated":[11],"circuits.":[12],"In":[13,39,224],"microprocessors,":[14],"power":[15,48,237],"implemented":[18],"by":[19,190,239,281],"using":[20],"sleep":[21,75,158],"transistors":[22],"to":[23,106,138,172,214,235],"selectively":[24],"deactivate":[25],"circuit":[26],"modules":[27],"that":[28,185,195],"remain":[29],"idle":[30,69,146],"sustained":[32],"periods":[33,147],"of":[34,74,94,101,111,125,131,168,245,259],"time":[35,70],"during":[36],"program":[37,164],"execution.":[38],"this":[40],"work,":[41],"we":[42],"develop":[43],"new":[45],"framework":[46,63],"the":[50,78,85,92,99,108,112,116,119,126,140,144,149,163,180,191,196,201,204,209,218,222,227,249,264,275],"functional":[51,150,170,181,246,279],"units":[52,87,171,182,197,247,280],"embedded":[54],"system":[55],"microprocessors":[56],"without":[57,91],"degradation":[58],"performance.":[60],"The":[61],"proposed":[62],"includes":[64],"an":[65,176],"efficient":[66],"algorithm":[67],"estimation,":[71],"appropriate":[72],"insertion":[73],"instructions":[76,213],"within":[77,115],"code,":[79],"and":[80,135,233,286],"method":[82],"reactivating":[84],"sleeping":[86],"only":[88],"when":[89],"needed":[90,183],"use":[93],"wakeup":[95,212],"instructions.":[96],"We":[97],"introduce":[98],"notion":[100],"loop":[102],"hierarchy":[103],"trees":[104],"(LHTs)":[105],"represent":[107],"partial":[109],"ordering":[110],"nested":[113],"loops":[114],"program.":[117],"From":[118],"control":[120,192],"flow":[121],"graph":[122],"(CFG)":[123],"representation":[124],"source":[127],"program,":[128],"forest":[130],"LHTs":[132],"constructed":[134],"identify":[139],"maximal":[141],"subgraphs":[142],"representing":[143],"long":[145],"units.":[151],"For":[152],"each":[153],"subgraph":[154],"thus":[155],"identified,":[156],"instruction":[159,177,186,202],"introduced":[161],"with":[165,248],"list":[167],"corresponding":[169],"be":[173,215],"deactivated.":[174],"When":[175],"decoded,":[179],"are":[187,198,254],"automatically":[188],"activated":[189],"unit":[193],"such":[194],"ready":[199],"before":[200],"reaches":[203],"execute":[205],"stage.":[206],"This":[207],"eliminates":[208],"need":[210],"inserted":[216],"into":[217],"object":[219],"code":[220],"reducing":[221],"overheads.":[223],"our":[225,272],"implementation,":[226],"ARM":[228],"processor":[229],"architecture":[230],"was":[231],"modified":[232],"resynthesized":[234],"include":[236],"developing":[240],"CMOS":[242],"cell":[243],"library":[244],"above":[250],"capabilities.":[251],"Experimental":[252],"results":[253],"reported":[255],"set":[258],"12":[260],"benchmarks":[261,285],"chosen":[262],"from":[263],"MiBench":[265],"suite,":[266],"which":[267],"indicate":[268],"that,":[269],"on":[270],"average,":[271],"reduces":[274],"energy":[277],"31.1%":[282],"integer":[284],"26.8%":[287],"floating-point":[289],"benchmarks.":[290]},"counts_by_year":[{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":5},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":6},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":6},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}