{"id":"https://openalex.org/W2164515409","doi":"https://doi.org/10.1109/tvlsi.2008.2005098","title":"A Low-Power Field-Programmable Gate Array Routing Fabric","display_name":"A Low-Power Field-Programmable Gate Array Routing Fabric","publication_year":2009,"publication_date":"2009-03-19","ids":{"openalex":"https://openalex.org/W2164515409","doi":"https://doi.org/10.1109/tvlsi.2008.2005098","mag":"2164515409"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2008.2005098","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2008.2005098","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5106036499","display_name":"Mingjie Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mingjie Lin","raw_affiliation_strings":["Department of Electrical Engineering, University of Stanford, Stanford, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Stanford, Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5078716556","display_name":"Abbas El Gamal","orcid":"https://orcid.org/0000-0002-0853-0415"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. El Gamal","raw_affiliation_strings":["Department of Electrical Engineering, University of Stanford, Stanford, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Stanford, Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.831,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":{"value":0.86767332,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"17","issue":"10","first_page":"1481","last_page":"1494"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8288564682006836},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6982141137123108},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.5980536341667175},{"id":"https://openalex.org/keywords/programmable-array-logic","display_name":"Programmable Array Logic","score":0.5915822386741638},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5648857355117798},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5632902383804321},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.5607943534851074},{"id":"https://openalex.org/keywords/dynamic-demand","display_name":"Dynamic demand","score":0.5046015977859497},{"id":"https://openalex.org/keywords/simple-programmable-logic-device","display_name":"Simple programmable logic device","score":0.49773886799812317},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4856523275375366},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.47697195410728455},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.47074681520462036},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.45122969150543213},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4455757141113281},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.42535579204559326},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.41564589738845825},{"id":"https://openalex.org/keywords/macrocell-array","display_name":"Macrocell array","score":0.4150037169456482},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4139307737350464},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3786803185939789},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.33723485469818115},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.27436697483062744},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.25565770268440247},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09942996501922607},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.081633061170578},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.06977289915084839}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8288564682006836},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6982141137123108},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.5980536341667175},{"id":"https://openalex.org/C113323844","wikidata":"https://www.wikidata.org/wiki/Q1378651","display_name":"Programmable Array Logic","level":5,"score":0.5915822386741638},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5648857355117798},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5632902383804321},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.5607943534851074},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.5046015977859497},{"id":"https://openalex.org/C34370810","wikidata":"https://www.wikidata.org/wiki/Q3961319","display_name":"Simple programmable logic device","level":5,"score":0.49773886799812317},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4856523275375366},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.47697195410728455},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.47074681520462036},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.45122969150543213},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4455757141113281},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.42535579204559326},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.41564589738845825},{"id":"https://openalex.org/C142278197","wikidata":"https://www.wikidata.org/wiki/Q4284934","display_name":"Macrocell array","level":5,"score":0.4150037169456482},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4139307737350464},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3786803185939789},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.33723485469818115},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.27436697483062744},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.25565770268440247},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09942996501922607},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.081633061170578},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.06977289915084839},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2008.2005098","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2008.2005098","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.165.3224","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.165.3224","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www-isl.stanford.edu/%7Eabbas/papers/A%20Low-Power%20Field-Programmable%20Gate%20Array%20Routing%20Fabric.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8799999952316284,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W1515491391","https://openalex.org/W1523051745","https://openalex.org/W1589544645","https://openalex.org/W2001824086","https://openalex.org/W2007049691","https://openalex.org/W2045617353","https://openalex.org/W2057027737","https://openalex.org/W2068284571","https://openalex.org/W2097521167","https://openalex.org/W2115150830","https://openalex.org/W2119043051","https://openalex.org/W2120763018","https://openalex.org/W2125469204","https://openalex.org/W2133712953","https://openalex.org/W2137769675","https://openalex.org/W2138444824","https://openalex.org/W2139637699","https://openalex.org/W2141248063","https://openalex.org/W2150098004","https://openalex.org/W2150951913","https://openalex.org/W2151731855","https://openalex.org/W2157890680","https://openalex.org/W2160474882","https://openalex.org/W2170510975","https://openalex.org/W4236875804","https://openalex.org/W4241239131"],"related_works":["https://openalex.org/W1528933814","https://openalex.org/W3117015220","https://openalex.org/W3013792460","https://openalex.org/W3022525969","https://openalex.org/W1904803855","https://openalex.org/W2376859467","https://openalex.org/W4389045693","https://openalex.org/W133576369","https://openalex.org/W2014165129","https://openalex.org/W2764789987"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"a":[3,45,110,117,124,131],"new":[4,95],"programmable":[5],"routing":[6,96],"fabric":[7,21,97,114],"for":[8],"field-programmable":[9],"gate":[10],"arrays":[11],"(FPGAs).":[12],"Our":[13],"results":[14],"show":[15],"that":[16,109],"an":[17],"FPGA":[18,48,90],"using":[19,66,112],"this":[20,113],"can":[22,115],"achieve":[23,116],"1.57":[24],"times":[25,32,119,126,133],"lower":[26,33],"dynamic":[27,136],"power":[28,59,137],"consumption":[29,138],"and":[30,60,76,130],"1.35":[31],"average":[34],"net":[35,74],"delays":[36],"with":[37],"only":[38,67],"9%":[39],"reduction":[40],"in":[41,50,58,121,128,135],"logic":[42,122],"density":[43],"over":[44,139],"baseline":[46,89,142],"island-style":[47],"implemented":[49],"the":[51,88,140],"same":[52,141],"65-nm":[53],"CMOS":[54],"technology.":[55],"These":[56],"improvements":[57],"delay":[61],"are":[62],"achieved":[63],"by":[64],"1)":[65],"short":[68],"interconnect":[69,79],"segments":[70],"to":[71,83,87,101],"reduce":[72],"routed":[73],"lengths,":[75],"2)":[77],"reducing":[78],"segment":[80],"loading":[81],"due":[82],"programming":[84],"overhead":[85],"relative":[86],"without":[91],"compromising":[92],"routability.":[93],"The":[94],"is":[98,107],"also":[99],"well-suited":[100],"monolithically":[102],"stacked":[103],"3-D-IC":[104],"implementation.":[105],"It":[106],"shown":[108],"3-D-FPGA":[111],"3.3":[118],"improvement":[120,127,134],"density,":[123],"2.51":[125],"delay,":[129],"2.93":[132],"2-D-FPGA.":[143]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":4}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}