{"id":"https://openalex.org/W2099973165","doi":"https://doi.org/10.1109/tvlsi.2008.2004874","title":"Synthesis Algorithm for Application-Specific Homogeneous Processor Networks","display_name":"Synthesis Algorithm for Application-Specific Homogeneous Processor Networks","publication_year":2009,"publication_date":"2009-03-19","ids":{"openalex":"https://openalex.org/W2099973165","doi":"https://doi.org/10.1109/tvlsi.2008.2004874","mag":"2099973165"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2008.2004874","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2008.2004874","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"J. Cong","orcid":null},"institutions":[{"id":"https://openalex.org/I1343871089","display_name":"Los Alamos National Laboratory","ror":"https://ror.org/01e41cf67","country_code":"US","type":"facility","lineage":["https://openalex.org/I1330989302","https://openalex.org/I1343871089","https://openalex.org/I198811213","https://openalex.org/I4210120050"]},{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J. Cong","raw_affiliation_strings":["Computer Science Department, University of California, Los Alamos, CA, USA","Computer Science Department,, University of California, Los Angeles, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Science Department, University of California, Los Alamos, CA, USA","institution_ids":["https://openalex.org/I1343871089"]},{"raw_affiliation_string":"Computer Science Department,, University of California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111994199","display_name":"Karthik Gururaj","orcid":null},"institutions":[{"id":"https://openalex.org/I1343871089","display_name":"Los Alamos National Laboratory","ror":"https://ror.org/01e41cf67","country_code":"US","type":"facility","lineage":["https://openalex.org/I1330989302","https://openalex.org/I1343871089","https://openalex.org/I198811213","https://openalex.org/I4210120050"]},{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K. Gururaj","raw_affiliation_strings":["Computer Science Department, University of California, Los Alamos, CA, USA","Computer Science Department,, University of California, Los Angeles, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Science Department, University of California, Los Alamos, CA, USA","institution_ids":["https://openalex.org/I1343871089"]},{"raw_affiliation_string":"Computer Science Department,, University of California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024012493","display_name":"Guoling Han","orcid":null},"institutions":[{"id":"https://openalex.org/I1343871089","display_name":"Los Alamos National Laboratory","ror":"https://ror.org/01e41cf67","country_code":"US","type":"facility","lineage":["https://openalex.org/I1330989302","https://openalex.org/I1343871089","https://openalex.org/I198811213","https://openalex.org/I4210120050"]},{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Guoling Han","raw_affiliation_strings":["Computer Science Department, University of California, Los Alamos, CA, USA","Computer Science Department,, University of California, Los Angeles, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Science Department, University of California, Los Alamos, CA, USA","institution_ids":["https://openalex.org/I1343871089"]},{"raw_affiliation_string":"Computer Science Department,, University of California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5009452553","display_name":"Wei Jiang","orcid":"https://orcid.org/0000-0001-5663-9119"},"institutions":[{"id":"https://openalex.org/I1343871089","display_name":"Los Alamos National Laboratory","ror":"https://ror.org/01e41cf67","country_code":"US","type":"facility","lineage":["https://openalex.org/I1330989302","https://openalex.org/I1343871089","https://openalex.org/I198811213","https://openalex.org/I4210120050"]},{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wei Jiang","raw_affiliation_strings":["Computer Science Department, University of California, Los Alamos, CA, USA","Computer Science Department,, University of California, Los Angeles, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Science Department, University of California, Los Alamos, CA, USA","institution_ids":["https://openalex.org/I1343871089"]},{"raw_affiliation_string":"Computer Science Department,, University of California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I161318765"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.15526524,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":"17","issue":"9","first_page":"1318","last_page":"1329"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8261864185333252},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.7017695307731628},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6169400811195374},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5466259121894836},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4926474690437317},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.407240629196167},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3890259861946106},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3597669303417206},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.34112581610679626}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8261864185333252},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.7017695307731628},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6169400811195374},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5466259121894836},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4926474690437317},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.407240629196167},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3890259861946106},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3597669303417206},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.34112581610679626},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2008.2004874","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2008.2004874","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.152.7019","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.152.7019","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://cadlab.cs.ucla.edu/~cong/papers/VLSI-09.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4099999964237213,"display_name":"Decent work and economic growth","id":"https://metadata.un.org/sdg/8"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320309411","display_name":"University of California Berkeley","ror":"https://ror.org/01an7q238"},{"id":"https://openalex.org/F4320314786","display_name":"Xilinx","ror":"https://ror.org/01rb7bk56"},{"id":"https://openalex.org/F4320324787","display_name":"Peking University","ror":"https://ror.org/02v51f717"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W1493456587","https://openalex.org/W1534741631","https://openalex.org/W1575732703","https://openalex.org/W1580327099","https://openalex.org/W1582450315","https://openalex.org/W1978662106","https://openalex.org/W1982882434","https://openalex.org/W1988118342","https://openalex.org/W1990024880","https://openalex.org/W2009277123","https://openalex.org/W2017345055","https://openalex.org/W2033872646","https://openalex.org/W2044247685","https://openalex.org/W2057392949","https://openalex.org/W2091158003","https://openalex.org/W2103351993","https://openalex.org/W2104066908","https://openalex.org/W2110550622","https://openalex.org/W2127044011","https://openalex.org/W2128286183","https://openalex.org/W2131167145","https://openalex.org/W2137325438","https://openalex.org/W2142386205","https://openalex.org/W2153230814","https://openalex.org/W2167240608","https://openalex.org/W2743045177","https://openalex.org/W3199039693","https://openalex.org/W4238055232","https://openalex.org/W4247225412","https://openalex.org/W4250661686"],"related_works":["https://openalex.org/W1980880150","https://openalex.org/W325986762","https://openalex.org/W2092845486","https://openalex.org/W1809394610","https://openalex.org/W2123607806","https://openalex.org/W2159088946","https://openalex.org/W2509294597","https://openalex.org/W4237297230","https://openalex.org/W1487480684","https://openalex.org/W917082514"],"abstract_inverted_index":{"The":[0],"application":[1,26,33,123],"specific":[2,27,34,124],"multiprocessor":[3,35,71,120],"system-on-a-chip":[4],"is":[5,37,133],"a":[6,43,87,106],"promising":[7],"design":[8,159],"alternative":[9],"because":[10,40],"of":[11,15,45,67,96,108,118,130,142],"its":[12],"high":[13,22],"degree":[14],"flexibility,":[16],"short":[17],"development":[18],"time,":[19],"and":[20,52,60,104,113],"potentially":[21],"performance":[23],"attributed":[24],"to":[25,57,77,94,145],"optimizations.":[28],"However,":[29],"designing":[30],"an":[31,69],"optimal":[32,135],"system":[36,72,79],"still":[38],"challenging":[39],"there":[41],"are":[42],"number":[44],"important":[46],"metrics,":[47],"such":[48],"as":[49],"throughput,":[50],"latency,":[51],"resource":[53],"usage,":[54],"which":[55],"need":[56],"be":[58],"explored":[59],"optimized.":[61],"This":[62],"paper":[63],"addresses":[64],"the":[65,82,100,119,128,146],"problem":[66],"synthesizing":[68],"application-specific":[70],"for":[73,90,115,136],"stream-oriented":[74],"embedded":[75],"applications":[76],"minimize":[78],"latency":[80,134],"under":[81],"throughput":[83],"constraint.":[84],"We":[85],"employ":[86],"novel":[88],"framework":[89],"this":[91],"problem,":[92],"similar":[93],"that":[95],"technology":[97],"mapping":[98],"in":[99],"logic":[101],"synthesis":[102],"domain,":[103],"develop":[105],"set":[107],"efficient":[109,116],"algorithms,":[110],"including":[111],"labeling":[112],"clustering":[114],"generation":[117],"architecture":[121],"with":[122],"optimized":[125],"latency.":[126],"Specifically,":[127],"result":[129],"our":[131,143],"algorithm":[132],"directed":[137],"acyclic":[138],"task":[139],"graphs.":[140],"Application":[141],"approach":[144],"Motion":[147],"JPEG":[148],"example":[149],"on":[150],"Xilinx's":[151],"Virtex":[152],"II":[153],"Pro":[154],"platform":[155],"FPGA":[156],"shows":[157],"interesting":[158],"tradeoffs.":[160]},"counts_by_year":[{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}