{"id":"https://openalex.org/W2151516060","doi":"https://doi.org/10.1109/tvlsi.2008.2004591","title":"A Low-Jitter Open-Loop All-Digital Clock Generator With Two-Cycle Lock-Time","display_name":"A Low-Jitter Open-Loop All-Digital Clock Generator With Two-Cycle Lock-Time","publication_year":2009,"publication_date":"2009-03-19","ids":{"openalex":"https://openalex.org/W2151516060","doi":"https://doi.org/10.1109/tvlsi.2008.2004591","mag":"2151516060"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2008.2004591","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2008.2004591","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5042052514","display_name":"Moo-Young Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Moo-Young Kim","raw_affiliation_strings":["Electrical and Electronics Engineering Department, Korea University, Seoul, South Korea"],"affiliations":[{"raw_affiliation_string":"Electrical and Electronics Engineering Department, Korea University, Seoul, South Korea","institution_ids":["https://openalex.org/I197347611"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109247172","display_name":"Dongsuk Shin","orcid":null},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Dongsuk Shin","raw_affiliation_strings":["Electrical and Electronics Engineering Department, Korea University, Seoul, South Korea"],"affiliations":[{"raw_affiliation_string":"Electrical and Electronics Engineering Department, Korea University, Seoul, South Korea","institution_ids":["https://openalex.org/I197347611"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023963476","display_name":"Hyunsoo Chae","orcid":null},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Hyunsoo Chae","raw_affiliation_strings":["Electrical and Electronics Engineering Department, Korea University, Seoul, South Korea"],"affiliations":[{"raw_affiliation_string":"Electrical and Electronics Engineering Department, Korea University, Seoul, South Korea","institution_ids":["https://openalex.org/I197347611"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111716361","display_name":"Chulwoo Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Chulwoo Kim","raw_affiliation_strings":["Electrical and Electronics Engineering Department, Korea University, Seoul, South Korea"],"affiliations":[{"raw_affiliation_string":"Electrical and Electronics Engineering Department, Korea University, Seoul, South Korea","institution_ids":["https://openalex.org/I197347611"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5042052514"],"corresponding_institution_ids":["https://openalex.org/I197347611"],"apc_list":null,"apc_paid":null,"fwci":2.0935,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.88027205,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"17","issue":"10","first_page":"1461","last_page":"1469"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-generator","display_name":"Clock generator","score":0.8745200634002686},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8659560680389404},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.7442916631698608},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.6169732213020325},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.5778785347938538},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.5584977269172668},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.5280321836471558},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.5118452906608582},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.49906158447265625},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.49118682742118835},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4883241355419159},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4872790575027466},{"id":"https://openalex.org/keywords/phase-detector","display_name":"Phase detector","score":0.4739934206008911},{"id":"https://openalex.org/keywords/digital-clock","display_name":"Digital clock","score":0.4692169427871704},{"id":"https://openalex.org/keywords/duty-cycle","display_name":"Duty cycle","score":0.42864909768104553},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3115299344062805},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2590280771255493},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.09397906064987183}],"concepts":[{"id":"https://openalex.org/C2778023540","wikidata":"https://www.wikidata.org/wiki/Q2164847","display_name":"Clock generator","level":4,"score":0.8745200634002686},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8659560680389404},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.7442916631698608},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.6169732213020325},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.5778785347938538},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.5584977269172668},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.5280321836471558},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.5118452906608582},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.49906158447265625},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.49118682742118835},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4883241355419159},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4872790575027466},{"id":"https://openalex.org/C110086884","wikidata":"https://www.wikidata.org/wiki/Q2085341","display_name":"Phase detector","level":3,"score":0.4739934206008911},{"id":"https://openalex.org/C2778426721","wikidata":"https://www.wikidata.org/wiki/Q1225105","display_name":"Digital clock","level":3,"score":0.4692169427871704},{"id":"https://openalex.org/C199822604","wikidata":"https://www.wikidata.org/wiki/Q557120","display_name":"Duty cycle","level":3,"score":0.42864909768104553},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3115299344062805},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2590280771255493},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.09397906064987183}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2008.2004591","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2008.2004591","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7799999713897705,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1480586493","https://openalex.org/W1506950392","https://openalex.org/W1533711155","https://openalex.org/W1981411441","https://openalex.org/W2041727850","https://openalex.org/W2057007249","https://openalex.org/W2101597431","https://openalex.org/W2105844603","https://openalex.org/W2143645323","https://openalex.org/W2147912039","https://openalex.org/W2166287616"],"related_works":["https://openalex.org/W2169618112","https://openalex.org/W2495024767","https://openalex.org/W2224788396","https://openalex.org/W2474747038","https://openalex.org/W2337711143","https://openalex.org/W2386103431","https://openalex.org/W2139338465","https://openalex.org/W2496244846","https://openalex.org/W2143420037","https://openalex.org/W3013924136"],"abstract_inverted_index":{"A":[0],"portable":[1,96],"clock":[2,22,87,106,131],"generator,":[3,23],"which":[4],"solves":[5],"the":[6,13,20,24,39,46,51,57,62,67,74],"duty":[7],"ratio":[8],"and":[9,55,77,95,98],"jitter":[10],"problems":[11],"of":[12,31,85,108,145],"input":[14,105,156],"clock,":[15],"has":[16],"been":[17],"developed.":[18],"In":[19,111],"proposed":[21,75,130],"complementary":[25,52,114],"delay":[26,53,115],"line":[27,116],"generates":[28],"a":[29,72,81,92,113,125,136],"series":[30],"multiphase":[32,47],"clocks.":[33],"The":[34,129],"0-to-1":[35],"transition":[36],"detector":[37],"finds":[38],"2":[40],"pi":[41],"phase":[42,122],"delayed":[43,68],"position":[44],"among":[45],"clocks":[48],"produced":[49],"by":[50],"line,":[54],"then,":[56],"select":[58],"signal":[59],"generator":[60,132],"chooses":[61],"proper":[63],"path":[64],"to":[65,119,162],"generate":[66],"output":[69],"clock.":[70],"As":[71],"result,":[73],"open-loop":[76],"full-digital":[78],"architecture":[79],"achieves":[80],"fast":[82],"lock":[83],"time":[84],"two":[86],"cycles.":[88],"Also,":[89,151],"it":[90,152],"is":[91,117,133],"simple,":[93],"robust":[94],"IP":[97],"consumes":[99],"only":[100],"17":[101],"mW":[102],"at":[103,154],"an":[104,142],"frequency":[107,127],"1.6":[109,163],"GHz.":[110,164],"addition,":[112],"implemented":[118,134],"achieve":[120],"high":[121],"resolution":[123],"over":[124],"wide":[126],"range.":[128],"in":[135],"0.18-mum":[137],"CMOS":[138],"process":[139],"and,":[140],"occupies":[141],"active":[143],"area":[144],"170":[146],"mum":[147],"times":[148],"120":[149],"mum.":[150],"operates":[153],"various":[155],"frequencies":[157],"ranging":[158],"from":[159],"800":[160],"MHz":[161]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}