{"id":"https://openalex.org/W2096029841","doi":"https://doi.org/10.1109/tvlsi.2008.2004590","title":"Design and Analysis of Two Low-Power SRAM Cell Structures","display_name":"Design and Analysis of Two Low-Power SRAM Cell Structures","publication_year":2009,"publication_date":"2009-03-19","ids":{"openalex":"https://openalex.org/W2096029841","doi":"https://doi.org/10.1109/tvlsi.2008.2004590","mag":"2096029841"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2008.2004590","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2008.2004590","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5052241781","display_name":"G. Razavipour","orcid":null},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":true,"raw_author_name":"G. Razavipour","raw_affiliation_strings":["Nanoelectronics Center of Excellence, School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran","Nanoelectron. Center of Excellence, Univ. of Tehran, Tehran, Iran#TAB#"],"affiliations":[{"raw_affiliation_string":"Nanoelectronics Center of Excellence, School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]},{"raw_affiliation_string":"Nanoelectron. Center of Excellence, Univ. of Tehran, Tehran, Iran#TAB#","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074063358","display_name":"Ali Afzali\u2010Kusha","orcid":"https://orcid.org/0000-0001-8614-2007"},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"A. Afzali-Kusha","raw_affiliation_strings":["Nanoelectronics Center of Excellence, School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran","Nanoelectron. Center of Excellence, Univ. of Tehran, Tehran, Iran#TAB#"],"affiliations":[{"raw_affiliation_string":"Nanoelectronics Center of Excellence, School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]},{"raw_affiliation_string":"Nanoelectron. Center of Excellence, Univ. of Tehran, Tehran, Iran#TAB#","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044650311","display_name":"Massoud Pedram","orcid":"https://orcid.org/0000-0002-2677-7307"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Pedram","raw_affiliation_strings":["Department of Electrical Engineering, University of Southern California, Los Angeles, CA, USA","Dept. of Electr. Eng. Univ. of Southern California, Los Angeles, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Southern California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"Dept. of Electr. Eng. Univ. of Southern California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5052241781"],"corresponding_institution_ids":["https://openalex.org/I23946033"],"apc_list":null,"apc_paid":null,"fwci":7.3155,"has_fulltext":false,"cited_by_count":89,"citation_normalized_percentile":{"value":0.97465467,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"17","issue":"10","first_page":"1551","last_page":"1555"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/subthreshold-conduction","display_name":"Subthreshold conduction","score":0.8289803266525269},{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.7620078325271606},{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.7536336779594421},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.663881778717041},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.6214064955711365},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5928969979286194},{"id":"https://openalex.org/keywords/idle","display_name":"Idle","score":0.5911328196525574},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.49781227111816406},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.46973881125450134},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.46383246779441833},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.45075908303260803},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.44917649030685425},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.39677393436431885},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3935641646385193},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.3606717586517334},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3209119439125061},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.28346461057662964},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.19081264734268188},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.10555902123451233},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.06533393263816833}],"concepts":[{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.8289803266525269},{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.7620078325271606},{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.7536336779594421},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.663881778717041},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.6214064955711365},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5928969979286194},{"id":"https://openalex.org/C16320812","wikidata":"https://www.wikidata.org/wiki/Q1812200","display_name":"Idle","level":2,"score":0.5911328196525574},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.49781227111816406},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.46973881125450134},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.46383246779441833},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.45075908303260803},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.44917649030685425},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.39677393436431885},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3935641646385193},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.3606717586517334},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3209119439125061},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.28346461057662964},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.19081264734268188},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.10555902123451233},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.06533393263816833},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2008.2004590","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2008.2004590","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.375.6585","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.375.6585","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://atrak.usc.edu/~massoud/Papers/Two-LowPower-SRAM-cells-TVLSI.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8799999952316284,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1505038800","https://openalex.org/W1869088902","https://openalex.org/W1934231135","https://openalex.org/W1966025033","https://openalex.org/W1979804469","https://openalex.org/W2098286658","https://openalex.org/W2103126659","https://openalex.org/W2122511470","https://openalex.org/W2124825934","https://openalex.org/W2143996117","https://openalex.org/W2151614652","https://openalex.org/W2158267481","https://openalex.org/W2168568538","https://openalex.org/W2546351422","https://openalex.org/W3143002681","https://openalex.org/W4232429689","https://openalex.org/W4243164749","https://openalex.org/W6639257829"],"related_works":["https://openalex.org/W4386261925","https://openalex.org/W2082944690","https://openalex.org/W2263373136","https://openalex.org/W1914349328","https://openalex.org/W2104885411","https://openalex.org/W2023334077","https://openalex.org/W2005494397","https://openalex.org/W2160067645","https://openalex.org/W2339836056","https://openalex.org/W2918058197"],"abstract_inverted_index":{"In":[0,78],"this":[1,91],"paper,":[2],"two":[3],"static":[4,13],"random":[5],"access":[6,128,154],"memory":[7],"(SRAM)":[8],"cells":[9],"that":[10],"reduce":[11,94],"the":[12,35,42,48,54,58,74,95,107,112,120,127,134,139,147],"power":[14,122,149],"dissipation":[15],"due":[16],"to":[17,72,93,102],"gate":[18,32,43,75,114,141],"and":[19,39,119,125,146],"subthreshold":[20,49,96],"leakage":[21,44,50,76,97,115,142],"currents":[22],"are":[23],"presented.":[24],"The":[25,62],"first":[26,108],"cell":[27,64,109,136],"structure":[28,65,92,110,137],"results":[29],"in":[30],"reduced":[31],"voltages":[33],"for":[34],"NMOS":[36],"pass":[37,70],"transistors,":[38],"thus":[40],"lowers":[41],"current.":[45,77],"It":[46],"reduces":[47,138],"current":[51,116,143],"by":[52,117,123,130,144,150],"increasing":[53],"ground":[55],"level":[56],"during":[57],"idle":[59,121,148],"(inactive)":[60],"mode.":[61],"second":[63,135],"makes":[66],"use":[67],"of":[68],"PMOS":[69],"transistors":[71],"lower":[73],"addition,":[79],"dual":[80],"threshold":[81],"voltage":[82],"technology":[83],"with":[84,90,152],"forward":[85],"body":[86],"biasing":[87],"is":[88],"utilized":[89],"while":[98,133],"maintaining":[99],"performance.":[100],"Compared":[101],"a":[103],"conventional":[104],"SRAM":[105],"cell,":[106],"decreases":[111],"total":[113,140],"66%":[118],"58%":[124],"increases":[126],"time":[129,155],"approximately":[131],"2%":[132],"27%":[145],"37%":[151],"no":[153],"degradation.":[156]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":5},{"year":2022,"cited_by_count":5},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":7},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":10},{"year":2015,"cited_by_count":6},{"year":2014,"cited_by_count":8},{"year":2013,"cited_by_count":6},{"year":2012,"cited_by_count":11}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}