{"id":"https://openalex.org/W2032960710","doi":"https://doi.org/10.1109/tvlsi.2008.2003515","title":"A 186-Mvertices/s 161-mW Floating-Point Vertex Processor With Optimized Datapath and Vertex Caches","display_name":"A 186-Mvertices/s 161-mW Floating-Point Vertex Processor With Optimized Datapath and Vertex Caches","publication_year":2009,"publication_date":"2009-03-12","ids":{"openalex":"https://openalex.org/W2032960710","doi":"https://doi.org/10.1109/tvlsi.2008.2003515","mag":"2032960710"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2008.2003515","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2008.2003515","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5049593355","display_name":"Chang-Hyo Yu","orcid":null},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Chang-Hyo Yu","raw_affiliation_strings":["Mobile Next Generation Technology Group of System LSI Division, Semiconductor Business, Samsung Electronics Company Limited, Yongin si, Gyeonggi, South Korea","LSI Div., Samsung Electron. Co. Ltd., Yongin, South Korea"],"affiliations":[{"raw_affiliation_string":"Mobile Next Generation Technology Group of System LSI Division, Semiconductor Business, Samsung Electronics Company Limited, Yongin si, Gyeonggi, South Korea","institution_ids":["https://openalex.org/I2250650973"]},{"raw_affiliation_string":"LSI Div., Samsung Electron. Co. Ltd., Yongin, South Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102406264","display_name":"Kyusik Chung","orcid":null},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Kyusik Chung","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, KAIST, Daejeon, South Korea","Dept. of Electr. Eng. & Comput. Sci.,, KAIST, Daejeon, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, KAIST, Daejeon, South Korea","institution_ids":["https://openalex.org/I157485424"]},{"raw_affiliation_string":"Dept. of Electr. Eng. & Comput. Sci.,, KAIST, Daejeon, South Korea","institution_ids":["https://openalex.org/I157485424"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100454693","display_name":"Donghyun Kim","orcid":"https://orcid.org/0000-0003-1960-0527"},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]},{"id":"https://openalex.org/I4210087596","display_name":"Qualcomm (United States)","ror":"https://ror.org/002zrf773","country_code":"US","type":"company","lineage":["https://openalex.org/I4210087596"]}],"countries":["KR","US"],"is_corresponding":false,"raw_author_name":"Donghyun Kim","raw_affiliation_strings":["Qualcomm, Inc., San Diego, CA, USA","Dept. of Electr. Eng. & Comput. Sci.,, KAIST, Daejeon, South Korea"],"affiliations":[{"raw_affiliation_string":"Qualcomm, Inc., San Diego, CA, USA","institution_ids":["https://openalex.org/I4210087596"]},{"raw_affiliation_string":"Dept. of Electr. Eng. & Comput. Sci.,, KAIST, Daejeon, South Korea","institution_ids":["https://openalex.org/I157485424"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039628538","display_name":"Seokhoon Kim","orcid":"https://orcid.org/0000-0002-7919-6557"},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Seok-Hoon Kim","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, KAIST, Daejeon, South Korea","Dept. of Electr. Eng. & Comput. Sci.,, KAIST, Daejeon, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, KAIST, Daejeon, South Korea","institution_ids":["https://openalex.org/I157485424"]},{"raw_affiliation_string":"Dept. of Electr. Eng. & Comput. Sci.,, KAIST, Daejeon, South Korea","institution_ids":["https://openalex.org/I157485424"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052390471","display_name":"Lee\u2010Sup Kim","orcid":"https://orcid.org/0000-0001-9585-4591"},"institutions":[{"id":"https://openalex.org/I19268510","display_name":"Qualcomm (United Kingdom)","ror":"https://ror.org/04d3djg48","country_code":"GB","type":"company","lineage":["https://openalex.org/I19268510","https://openalex.org/I4210087596"]},{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["GB","KR"],"is_corresponding":false,"raw_author_name":"Lee-Sup Kim","raw_affiliation_strings":["Mobile Next Generation Technology Group of System LSI Division, Semiconductor Business, Samsung Electronics Company Limited, Yongin si, Gyeonggi, South Korea","[Qualcomm, San Diego, CA, USA]"],"affiliations":[{"raw_affiliation_string":"Mobile Next Generation Technology Group of System LSI Division, Semiconductor Business, Samsung Electronics Company Limited, Yongin si, Gyeonggi, South Korea","institution_ids":["https://openalex.org/I2250650973"]},{"raw_affiliation_string":"[Qualcomm, San Diego, CA, USA]","institution_ids":["https://openalex.org/I19268510"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5049593355"],"corresponding_institution_ids":["https://openalex.org/I2250650973"],"apc_list":null,"apc_paid":null,"fwci":1.8467,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.85703009,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"17","issue":"10","first_page":"1369","last_page":"1382"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.9471814632415771},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7232521772384644},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5950842499732971},{"id":"https://openalex.org/keywords/simd","display_name":"SIMD","score":0.5842164754867554},{"id":"https://openalex.org/keywords/vertex","display_name":"Vertex (graph theory)","score":0.5770252346992493},{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.45795971155166626},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.4105781018733978},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.15570002794265747}],"concepts":[{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.9471814632415771},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7232521772384644},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5950842499732971},{"id":"https://openalex.org/C150552126","wikidata":"https://www.wikidata.org/wiki/Q339387","display_name":"SIMD","level":2,"score":0.5842164754867554},{"id":"https://openalex.org/C80899671","wikidata":"https://www.wikidata.org/wiki/Q1304193","display_name":"Vertex (graph theory)","level":3,"score":0.5770252346992493},{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.45795971155166626},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.4105781018733978},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.15570002794265747},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2008.2003515","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2008.2003515","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":31,"referenced_works":["https://openalex.org/W64913037","https://openalex.org/W1538115619","https://openalex.org/W1541963660","https://openalex.org/W1557484945","https://openalex.org/W1696794654","https://openalex.org/W1767285671","https://openalex.org/W1989165610","https://openalex.org/W1995948460","https://openalex.org/W2029567004","https://openalex.org/W2081596985","https://openalex.org/W2089764054","https://openalex.org/W2092047029","https://openalex.org/W2101084218","https://openalex.org/W2102081731","https://openalex.org/W2103705271","https://openalex.org/W2112611914","https://openalex.org/W2123732397","https://openalex.org/W2126013304","https://openalex.org/W2147271496","https://openalex.org/W2148051985","https://openalex.org/W2158691018","https://openalex.org/W2179258692","https://openalex.org/W4236258190","https://openalex.org/W4251468890","https://openalex.org/W6637361086","https://openalex.org/W6637705052","https://openalex.org/W6657984011","https://openalex.org/W6675670493","https://openalex.org/W6676736380","https://openalex.org/W6697424611","https://openalex.org/W6817363484"],"related_works":["https://openalex.org/W2115178757","https://openalex.org/W2155649074","https://openalex.org/W2094874787","https://openalex.org/W3013048777","https://openalex.org/W2024145214","https://openalex.org/W2162921448","https://openalex.org/W2100984465","https://openalex.org/W2228485673","https://openalex.org/W2994245508","https://openalex.org/W2136455256"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"a":[3,22,92],"power":[4,41],"efficient":[5],"vertex":[6,24,88],"processor":[7,82],"for":[8],"mobile":[9],"graphics":[10,31],"applications":[11],"is":[12,27,103],"presented.":[13],"A":[14],"four-threaded":[15],"and":[16,48,55,61,67,87],"four-issue":[17],"expanded":[18],"VLIW":[19],"datapath":[20,86],"with":[21,52,83],"quad-float":[23],"texture":[25],"fetcher":[26],"proposed":[28,81],"by":[29],"exploiting":[30],"specific":[32],"characteristics":[33],"after":[34],"evaluation":[35],"of":[36],"several":[37],"candidate":[38],"architectures.":[39],"Instruction-level":[40],"control":[42],"methods":[43],"such":[44],"as":[45],"operand":[46,53],"sharing":[47],"writeback":[49],"re-allocation":[50],"along":[51],"isolations":[54],"gated":[56],"clocks":[57],"result":[58,106],"in":[59,64,91],"40.4%":[60],"82%":[62],"reduction":[63],"energy":[65,68],"dissipation":[66],"delay":[69],"product":[70],"compared":[71],"to":[72],"the":[73,84,104,108],"most":[74],"widely":[75],"used":[76],"single":[77],"threaded":[78],"SIMD.":[79],"The":[80],"optimized":[85],"caches":[89],"implemented":[90],"0.18-":[93],"mum":[94],"1P4M":[95],"CMOS":[96],"process":[97],"achieves":[98],"186-Mvertices/s":[99],"geometry":[100],"performance":[101],"which":[102],"best":[105],"among":[107],"processors":[109],"that":[110],"are":[111],"IEEE-754":[112],"compliant.":[113]},"counts_by_year":[{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}