{"id":"https://openalex.org/W2157179237","doi":"https://doi.org/10.1109/tvlsi.2008.2003514","title":"Signal Assignment to Hierarchical Memory Organizations for Embedded Multidimensional Signal Processing Systems","display_name":"Signal Assignment to Hierarchical Memory Organizations for Embedded Multidimensional Signal Processing Systems","publication_year":2009,"publication_date":"2009-03-19","ids":{"openalex":"https://openalex.org/W2157179237","doi":"https://doi.org/10.1109/tvlsi.2008.2003514","mag":"2157179237"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2008.2003514","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2008.2003514","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5026837255","display_name":"Florin Balasa","orcid":null},"institutions":[{"id":"https://openalex.org/I110496330","display_name":"Southern Utah University","ror":"https://ror.org/04gfeaw48","country_code":"US","type":"education","lineage":["https://openalex.org/I110496330"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"F. Balasa","raw_affiliation_strings":["Department of Computer Science and Information Systems, Southern Utah University, Cedar, UT, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Information Systems, Southern Utah University, Cedar, UT, USA","institution_ids":["https://openalex.org/I110496330"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112100458","display_name":"Hongwei Zhu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210156213","display_name":"American Rock Mechanics Association","ror":"https://ror.org/05vfrxy92","country_code":"US","type":"nonprofit","lineage":["https://openalex.org/I4210156213"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hongwei Zhu","raw_affiliation_strings":["Physical IP Division, ARM, Inc., San Jose, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Physical IP Division, ARM, Inc., San Jose, CA, USA","institution_ids":["https://openalex.org/I4210156213"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5009192095","display_name":"Ilie I. Luican","orcid":null},"institutions":[{"id":"https://openalex.org/I39422238","display_name":"University of Illinois Chicago","ror":"https://ror.org/02mpq6x41","country_code":"US","type":"education","lineage":["https://openalex.org/I39422238"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"I.I. Luican","raw_affiliation_strings":["Department of Computer Science, University of Illinois, Chicago, Chicago, IL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Illinois, Chicago, Chicago, IL, USA","institution_ids":["https://openalex.org/I39422238"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2681,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.6152536,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"17","issue":"9","first_page":"1304","last_page":"1317"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7182098627090454},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5885039567947388},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.49440503120422363},{"id":"https://openalex.org/keywords/bounding-overwatch","display_name":"Bounding overwatch","score":0.4581635594367981},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.45510920882225037},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.4475114643573761},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.4473150670528412},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4346117377281189},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.3959639370441437},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.23266765475273132},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.1978210210800171},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.13611730933189392},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.1269722878932953}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7182098627090454},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5885039567947388},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.49440503120422363},{"id":"https://openalex.org/C63584917","wikidata":"https://www.wikidata.org/wiki/Q333286","display_name":"Bounding overwatch","level":2,"score":0.4581635594367981},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.45510920882225037},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.4475114643573761},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.4473150670528412},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4346117377281189},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3959639370441437},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.23266765475273132},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.1978210210800171},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.13611730933189392},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.1269722878932953},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2008.2003514","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2008.2003514","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.225.1564","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.225.1564","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.uic.edu/%7Efbalasa/IEEE09.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.9200000166893005,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320322308","display_name":"KU Leuven","ror":"https://ror.org/05f950310"},{"id":"https://openalex.org/F4320324335","display_name":"Universitatea din Bucure\u0219ti","ror":"https://ror.org/02x2v6p15"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":31,"referenced_works":["https://openalex.org/W118432253","https://openalex.org/W659407495","https://openalex.org/W1481726796","https://openalex.org/W1483018308","https://openalex.org/W1534719102","https://openalex.org/W1551844364","https://openalex.org/W1737297434","https://openalex.org/W1963547452","https://openalex.org/W1963741373","https://openalex.org/W1971804151","https://openalex.org/W2010196134","https://openalex.org/W2028213769","https://openalex.org/W2033084216","https://openalex.org/W2037690395","https://openalex.org/W2040796756","https://openalex.org/W2073855204","https://openalex.org/W2077805988","https://openalex.org/W2098925700","https://openalex.org/W2099611282","https://openalex.org/W2110535003","https://openalex.org/W2114522844","https://openalex.org/W2132331020","https://openalex.org/W2157828735","https://openalex.org/W2158327022","https://openalex.org/W2288450576","https://openalex.org/W4210721069","https://openalex.org/W4237977381","https://openalex.org/W4247763421","https://openalex.org/W4256280803","https://openalex.org/W4301808069","https://openalex.org/W7111253331"],"related_works":["https://openalex.org/W3166204570","https://openalex.org/W3121246613","https://openalex.org/W2798482732","https://openalex.org/W2132137594","https://openalex.org/W350499458","https://openalex.org/W2062170304","https://openalex.org/W1645564126","https://openalex.org/W97715426","https://openalex.org/W4287020540","https://openalex.org/W2093537624"],"abstract_inverted_index":{"The":[0],"storage":[1,40],"requirements":[2],"of":[3,41,54,85,112,124],"the":[4,30,42,68,82],"array-dominated":[5],"and":[6,34],"loop-organized":[7],"algorithmic":[8,48],"specifications":[9,49],"running":[10],"on":[11,29],"embedded":[12],"systems":[13],"can":[14,135],"be":[15,136],"significant.":[16],"Employing":[17],"a":[18],"data":[19,69],"memory":[20,55,141],"space":[21,84],"much":[22],"larger":[23],"than":[24],"needed":[25],"has":[26],"negative":[27],"consequences":[28],"energy":[31],"consumption,":[32],"latency,":[33],"chip":[35],"area.":[36],"Finding":[37],"an":[38,51,60],"optimized":[39],"usually":[43],"large":[44],"arrays":[45,66,113],"from":[46],"these":[47],"is":[50,90],"essential":[52],"task":[53],"allocation.":[56],"This":[57],"paper":[58],"proposes":[59],"efficient":[61],"algorithm":[62,89,98],"for":[63,78,102,116],"mapping":[64,133],"multidimensional":[65],"to":[67,72],"memory.":[70],"Similarly":[71],"[1],":[73],"it":[74],"computes":[75],"bounding":[76],"windows":[77],"live":[79],"elements":[80,126],"in":[81,139],"index":[83],"arrays,":[86,106],"but":[87,107],"this":[88,97,131],"several":[91],"times":[92],"faster.":[93],"More":[94],"important,":[95],"since":[96],"works":[99],"not":[100],"only":[101],"<i":[103,109],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[104,110],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">entire</i>":[105],"also":[108,137],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">parts</i>":[111],"-":[114],"like,":[115],"instance,":[117],"array":[118,125],"references":[119],"or,":[120],"more":[121],"general,":[122],"sets":[123],"represented":[127],"by":[128],"lattices":[129],"[2],":[130],"signal-to-memory":[132],"technique":[134],"applied":[138],"hierarchical":[140],"architectures.":[142]},"counts_by_year":[{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}