{"id":"https://openalex.org/W2170649610","doi":"https://doi.org/10.1109/tvlsi.2008.2003511","title":"An Analytical Model for Soft Error Critical Charge of Nanometric SRAMs","display_name":"An Analytical Model for Soft Error Critical Charge of Nanometric SRAMs","publication_year":2009,"publication_date":"2009-03-12","ids":{"openalex":"https://openalex.org/W2170649610","doi":"https://doi.org/10.1109/tvlsi.2008.2003511","mag":"2170649610"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2008.2003511","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2008.2003511","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5007313602","display_name":"Shah M. Jahinuzzaman","orcid":null},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"S.M. Jahinuzzaman","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, ON, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, ON, Canada","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060271369","display_name":"Mohammad Sharifkhani","orcid":"https://orcid.org/0009-0004-8609-7815"},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]},{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA","IR"],"is_corresponding":false,"raw_author_name":"M. Sharifkhani","raw_affiliation_strings":["Department of Electrical Engineering, Sharif University of Technology, Tehran, Iran","Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, ON, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Sharif University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, ON, Canada","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5086259491","display_name":"Manoj Sachdev","orcid":"https://orcid.org/0000-0002-8256-9828"},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"M. Sachdev","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, ON, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, ON, Canada","institution_ids":["https://openalex.org/I151746483"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":4.5776,"has_fulltext":false,"cited_by_count":98,"citation_normalized_percentile":{"value":0.94924645,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":96,"max":99},"biblio":{"volume":"17","issue":"9","first_page":"1187","last_page":"1195"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/soft-error","display_name":"Soft error","score":0.6973847150802612},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.6576107740402222},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6489375233650208},{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.6300433874130249},{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.5596440434455872},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.5186495184898376},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4963553547859192},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4836912751197815},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.476043701171875},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.3737912178039551},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.33250725269317627},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.33087289333343506}],"concepts":[{"id":"https://openalex.org/C154474529","wikidata":"https://www.wikidata.org/wiki/Q1658917","display_name":"Soft error","level":2,"score":0.6973847150802612},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.6576107740402222},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6489375233650208},{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.6300433874130249},{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.5596440434455872},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.5186495184898376},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4963553547859192},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4836912751197815},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.476043701171875},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.3737912178039551},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.33250725269317627},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.33087289333343506},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2008.2003511","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2008.2003511","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.7699999809265137}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W174840377","https://openalex.org/W1519290835","https://openalex.org/W1554281179","https://openalex.org/W1991398325","https://openalex.org/W2087114849","https://openalex.org/W2096927458","https://openalex.org/W2098274007","https://openalex.org/W2099483698","https://openalex.org/W2105460788","https://openalex.org/W2109220580","https://openalex.org/W2124071587","https://openalex.org/W2128563080","https://openalex.org/W2142358791","https://openalex.org/W2143781639","https://openalex.org/W2152652532","https://openalex.org/W2155051493","https://openalex.org/W2157210245","https://openalex.org/W2171998298","https://openalex.org/W2534074406","https://openalex.org/W2539296722","https://openalex.org/W4254168948","https://openalex.org/W6685646588"],"related_works":["https://openalex.org/W4386261925","https://openalex.org/W2082944690","https://openalex.org/W2263373136","https://openalex.org/W1914349328","https://openalex.org/W2104885411","https://openalex.org/W2730314563","https://openalex.org/W2058541779","https://openalex.org/W2042259532","https://openalex.org/W2802977219","https://openalex.org/W2745265705"],"abstract_inverted_index":{"Scaling":[0],"transistor":[1,114,128],"size":[2,158],"to":[3,20,50,76,92,125,148,166],"the":[4,7,52,65,69,78,94,117,141,150,157,177],"scale":[5],"of":[6,12,56,68,84,109,127,153,159,196],"nanometer":[8],"coupled":[9,80],"with":[10,183,192],"reduction":[11],"supply":[13],"voltage":[14,152],"has":[15,28],"made":[16],"SRAMs":[17,155],"more":[18],"vulnerable":[19],"soft":[21,53,170],"errors":[22],"than":[23,198],"ever":[24],"before.":[25],"The":[26,60,102],"vulnerability":[27,55],"been":[29],"accentuated":[30],"by":[31,176],"increased":[32],"variability":[33,126],"in":[34,48,164,180],"device":[35],"parameters.":[36,115],"In":[37,139],"this":[38],"paper,":[39],"we":[40],"present":[41],"an":[42,98],"analytical":[43],"model":[44,61,105,118,142,178],"for":[45,97,186],"critical":[46,95,103,121],"charge":[47,96,104,122,174],"order":[49,165],"assess":[51],"error":[54,171],"6T":[57],"SRAM":[58],"cell.":[59],"takes":[62],"into":[63],"account":[64],"dynamic":[66],"behavior":[67],"cell":[70,163],"and":[71,112,130,137],"demonstrates":[72],"a":[73,146,168,187,193],"simple":[74],"technique":[75],"decouple":[77],"nonlinearly":[79],"storage":[81,85],"nodes.":[82],"Decoupling":[83],"nodes":[86],"enables":[87],"solving":[88],"associated":[89],"current":[90],"equations":[91],"determine":[93],"exponential":[99],"noise":[100],"current.":[101],"thus":[106],"developed":[107],"consists":[108],"both":[110],"NMOS":[111],"PMOS":[113],"Consequently,":[116],"can":[119,143],"estimate":[120],"variations":[123],"due":[124],"parameters":[129],"manufacturing":[131],"defects,":[132],"such":[133],"as":[134,145],"resistive":[135],"contacts":[136],"vias.":[138],"addition,":[140],"serve":[144],"tool":[147],"optimize":[149],"hibernation":[151],"low-power":[154],"or":[156],"MIM":[160],"capacitor":[161],"per":[162],"achieve":[167],"target":[169],"robustness.":[172],"Critical":[173],"calculated":[175],"is":[179],"good":[181],"agreement":[182],"SPICE":[184],"simulations":[185],"commercial":[188],"90-nm":[189],"CMOS":[190],"process":[191],"maximum":[194],"discrepancy":[195],"less":[197],"5%.":[199]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":5},{"year":2022,"cited_by_count":6},{"year":2021,"cited_by_count":9},{"year":2020,"cited_by_count":11},{"year":2019,"cited_by_count":6},{"year":2018,"cited_by_count":6},{"year":2017,"cited_by_count":7},{"year":2016,"cited_by_count":9},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":8},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":7}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}