{"id":"https://openalex.org/W2110788150","doi":"https://doi.org/10.1109/tvlsi.2008.2003236","title":"A Framework for Correction of Multi-Bit Soft Errors in L2 Caches Based on Redundancy","display_name":"A Framework for Correction of Multi-Bit Soft Errors in L2 Caches Based on Redundancy","publication_year":2008,"publication_date":"2008-12-10","ids":{"openalex":"https://openalex.org/W2110788150","doi":"https://doi.org/10.1109/tvlsi.2008.2003236","mag":"2110788150"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2008.2003236","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2008.2003236","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5038160839","display_name":"Koustav Bhattacharya","orcid":"https://orcid.org/0009-0007-6366-3927"},"institutions":[{"id":"https://openalex.org/I2613432","display_name":"University of South Florida","ror":"https://ror.org/032db5x82","country_code":"US","type":"education","lineage":["https://openalex.org/I2613432"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K. Bhattacharya","raw_affiliation_strings":["Department of Computer Science and Engineering, University of South Florida, Tampa, FL, USA","Department of Computer Science & Engineering, University of South Florida, Tampa, FL#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, University of South Florida, Tampa, FL, USA","institution_ids":["https://openalex.org/I2613432"]},{"raw_affiliation_string":"Department of Computer Science & Engineering, University of South Florida, Tampa, FL#TAB#","institution_ids":["https://openalex.org/I2613432"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027665366","display_name":"N. Ranganathan","orcid":null},"institutions":[{"id":"https://openalex.org/I2613432","display_name":"University of South Florida","ror":"https://ror.org/032db5x82","country_code":"US","type":"education","lineage":["https://openalex.org/I2613432"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"N. Ranganathan","raw_affiliation_strings":["Department of Computer Science and Engineering, University of South Florida, Tampa, FL, USA","Department of Computer Science & Engineering, University of South Florida, Tampa, FL#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, University of South Florida, Tampa, FL, USA","institution_ids":["https://openalex.org/I2613432"]},{"raw_affiliation_string":"Department of Computer Science & Engineering, University of South Florida, Tampa, FL#TAB#","institution_ids":["https://openalex.org/I2613432"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102907692","display_name":"Soontae Kim","orcid":"https://orcid.org/0000-0001-5106-8409"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Soontae Kim","raw_affiliation_strings":["School of Engineering, Information and Communications University, Daejeon, South Korea","Sch. of Eng, Inf. & Commun. Univ., Daejeon"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Engineering, Information and Communications University, Daejeon, South Korea","institution_ids":[]},{"raw_affiliation_string":"Sch. of Eng, Inf. & Commun. Univ., Daejeon","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.0153,"has_fulltext":false,"cited_by_count":25,"citation_normalized_percentile":{"value":0.86979721,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"17","issue":"2","first_page":"194","last_page":"206"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9947999715805054,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9925000071525574,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8194953203201294},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.6424416899681091},{"id":"https://openalex.org/keywords/soft-error","display_name":"Soft error","score":0.6402726173400879},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.5972762107849121},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.5916174650192261},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5373797416687012},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.4856768846511841},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4375467896461487},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3336590528488159},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.08326590061187744}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8194953203201294},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.6424416899681091},{"id":"https://openalex.org/C154474529","wikidata":"https://www.wikidata.org/wiki/Q1658917","display_name":"Soft error","level":2,"score":0.6402726173400879},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.5972762107849121},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.5916174650192261},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5373797416687012},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.4856768846511841},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4375467896461487},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3336590528488159},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.08326590061187744},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2008.2003236","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2008.2003236","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8199999928474426,"id":"https://metadata.un.org/sdg/16","display_name":"Peace, Justice and strong institutions"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":47,"referenced_works":["https://openalex.org/W63944998","https://openalex.org/W1500214070","https://openalex.org/W1525227808","https://openalex.org/W1561638731","https://openalex.org/W1819167510","https://openalex.org/W1974386611","https://openalex.org/W1985349959","https://openalex.org/W2017521824","https://openalex.org/W2032094184","https://openalex.org/W2072469764","https://openalex.org/W2073320693","https://openalex.org/W2077249989","https://openalex.org/W2077917371","https://openalex.org/W2095610619","https://openalex.org/W2102727118","https://openalex.org/W2105145734","https://openalex.org/W2110999128","https://openalex.org/W2111397647","https://openalex.org/W2112833506","https://openalex.org/W2115157620","https://openalex.org/W2115194678","https://openalex.org/W2119306965","https://openalex.org/W2125263803","https://openalex.org/W2127745296","https://openalex.org/W2134309495","https://openalex.org/W2142358791","https://openalex.org/W2143137068","https://openalex.org/W2146489215","https://openalex.org/W2150011671","https://openalex.org/W2152452249","https://openalex.org/W2153448314","https://openalex.org/W2157447136","https://openalex.org/W2162465831","https://openalex.org/W2166686003","https://openalex.org/W2546044294","https://openalex.org/W2738426844","https://openalex.org/W3140903683","https://openalex.org/W3148936090","https://openalex.org/W4231535434","https://openalex.org/W4232837724","https://openalex.org/W4244273388","https://openalex.org/W4246113630","https://openalex.org/W4253202538","https://openalex.org/W6602613798","https://openalex.org/W6681774101","https://openalex.org/W6741394288","https://openalex.org/W6792941224"],"related_works":["https://openalex.org/W2110991008","https://openalex.org/W2000201823","https://openalex.org/W2167303720","https://openalex.org/W2149051075","https://openalex.org/W2061536619","https://openalex.org/W2497617944","https://openalex.org/W1563139915","https://openalex.org/W2394408226","https://openalex.org/W2061075966","https://openalex.org/W3147501184"],"abstract_inverted_index":{"With":[0],"the":[1,5,12,47,53,89,101,116,136,142,160,173,177,187,190,196,199,208,214,239,248,259,267],"continuous":[2],"decrease":[3],"in":[4,11,32,46,114,121,141,154,158,176,189,207],"minimum":[6],"feature":[7],"size":[8],"and":[9,43,84,125,170,211,218,232,241,264,286,289,303],"increase":[10,31],"chip":[13],"density":[14],"due":[15],"to":[16,26,37,77,185,193,300],"technology":[17],"scaling,":[18],"on-chip":[19],"L2":[20,54,123,156,200,223,251],"caches":[21,55,124,252],"are":[22,163,298],"becoming":[23],"increasingly":[24],"susceptible":[25],"multi-bit":[27,33,79,98,117,152,161,276],"soft":[28,60,118],"errors.":[29],"The":[30,202,295],"errors":[34,61,80,153,162],"could":[35,106],"lead":[36],"higher":[38],"risk":[39],"of":[40,49,73,129,138,198,250,279],"data":[41,174],"corruption":[42],"potentially":[44],"result":[45],"crashing":[48],"application":[50],"programs.":[51],"Traditionally,":[52],"have":[56],"been":[57],"protected":[58],"from":[59],"using":[62,165,172,213],"techniques":[63,149,184,204,297],"such":[64],"as:":[65],"1)":[66],"error":[67,119,167,277],"detection/correction":[68],"codes;":[69],"2)":[70],"physical":[71],"interleaving":[72],"cache":[74,86,224,227],"bit":[75],"lines":[76],"convert":[78],"into":[81],"single-bit":[82],"errors;":[83],"3)":[85],"scrubbing.":[87],"While":[88],"first":[90],"two":[91],"methods":[92],"incur":[93],"large":[94,122,155],"area":[95,240,285],"overheads":[96,288],"for":[97,104,131,150,222,261,269],"errors,":[99],"identifying":[100],"time":[102],"interval":[103],"scrubbing":[105],"be":[107,254],"tricky.":[108],"In":[109],"this":[110],"paper,":[111],"we":[112],"investigate":[113,146],"detail":[115],"rates":[120],"propose":[126,182],"a":[127],"framework":[128,210],"solutions":[130],"their":[132],"correction":[133],"based":[134],"on":[135,258,266],"amount":[137],"redundancy":[139,175,188],"present":[140],"memory":[143,178,191,234],"hierarchy.":[144,179],"We":[145,180],"several":[147,183],"new":[148],"reducing":[151],"caches,":[157],"which,":[159],"detected":[164],"simple":[166],"detection":[168],"codes":[169],"corrected":[171],"also":[181],"control/mine":[186],"hierarchy":[192],"further":[194],"improve":[195],"reliability":[197],"cache.":[201],"proposed":[203,296],"were":[205],"implemented":[206],"Simplescalar":[209],"validated":[212],"SPEC":[215],"2000":[216],"integer":[217,262],"floating":[219,270],"point":[220,271],"benchmarks":[221,263],"vulnerability,":[225],"global":[226],"miss-rate,":[228],"average":[229,260,268,275],"cycle":[230],"count":[231],"main":[233],"write":[235],"back":[236],"rate,":[237],"considering":[238],"power":[242,287],"overheads.":[243],"Experimental":[244],"results":[245],"indicate":[246],"that":[247],"vulnerability":[249],"can":[253],"decreased":[255],"by":[256],"40%":[257],"32%":[265],"benchmarks,":[272],"with":[273,282,290],"an":[274],"coverage":[278],"about":[280],"96%,":[281],"significantly":[283],"less":[284],"virtually":[291],"no":[292],"performance":[293],"penalty.":[294],"applicable":[299],"both":[301],"single":[302],"multi-core":[304],"processor-based":[305],"systems.":[306]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}